銆�銆�NetFPGA 鑳藉�犲緢濂藉湴鏀�鎸佹ā濉婂寲瑷�(sh猫)瑷�(j矛),寰�(f霉)闆滅殑纭�浠惰��(sh猫)瑷�(j矛)鍙�浠ラ�氶亷鍚勫��(g猫)瀛愭ā 濉婄殑绲勫悎渚嗗畬鎴�.鏇撮噸瑕佺殑鏄�,NetFPGA 鏄�涓�鍊�(g猫)鍩轰簬 Linux 鐨勯枊鏀炬�у钩鑷�,鎵� 鏈夊皪瀹冩劅鑸堣叮鐨勪汉閮藉彲浠ュ埄鐢ㄥ钩鑷轰笂鐝�(xi脿n)鏈夌殑璩囨簮, 鍦ㄥ墠浜洪枊鐧�(f膩)鐨勫熀绀�(ch菙)涓婃惌寤鸿嚜宸� 鐨勭郴绲�(t菕ng), 鑰岃嚜宸遍枊鐧�(f膩)鐨勭郴绲�(t菕ng)涔熷彲浠ヨ��鍏朵粬浜烘墍鐢�,鑰屼笉鍐嶉渶瑕侀噸寰�(f霉)鍦版惌寤哄�栧湇妯� 濉�,闁嬬櫦(f膩)椹�(q奴)鍕�(d貌ng)鍜� GUI 绛�,鍙�瑕佹坊鍔犺嚜宸辩殑妯″�婂拰淇�鏀圭��(xi脿n)鏈夌殑绯荤当(t菕ng)鍗冲彲. NetFPGA 鐨勬ā濉婂寲鍜岄枊鏀炬��,澶уぇ绨″寲浜嗙恫(w菐ng)绲�(lu貌)鐮旂┒鐨勪换鍕�(w霉)閲�,寰炶�屼娇鍏剁嵅 寰椾簡鍏ㄧ悆鐪惧�氱爺绌舵��(j墨)妲�(g貌u)鐨勯潚鐫�. 鐩�鍓�, 鍩轰簬 NetFPGA 鐨勭恫(w菐ng)绲�(lu貌)瑷�(sh猫)瑷�(j矛)鍜岃矾鐢卞櫒瑷�(sh猫)瑷�(j矛), 宸茬稉(j墨ng)浣滅偤涓�闁�瀵�(sh铆)椹�(y脿n)瑾茬▼鍦ㄧ編鍦嬬殑寰堝�氶珮鏍￠噷璎涙��. 鍦嬪収(n猫i)涔熸湁寰堝�氬��(xu茅)鏍″拰鐮旂┒姗�(j墨)妲�(g貌u)閲囩敤鍩轰簬 NetFPGA 閫�(j矛n)琛屽��(sh铆)椹�(y脿n)鑸囨暀瀛�(xu茅)鐨勫��(sh铆)渚�.

銆�銆�鐨�2.1鐗堟湰NetFPGA闁嬬櫦(f膩)鏉跨殑瀵�(sh铆)鐗╁湒濡傚湒鎵�绀�

銆�銆�NetFPGA鐨勪富瑕佺祫鎴愰儴鍒嗙偤锛�

銆�銆�Xilinx Virtex-II Pro 50 锛堣辰闈堟�漋irtex-II Pro 50 FPGA 锛�

銆�銆�JTAG cable connector can be used to run Xilinx 锛堝湅闅涢�氱敤鐨凧TAG娓�瑭︾��鍙ｏ��

銆�銆�4.5 MBStatic Random Access Memory (SRAM) 锛�4.5 MB楂橀�熼潨鎱�(t脿i)闅ㄦ��(j墨)瀛樺彇鍣�锛�

銆�銆�Connector block on left of PCB interfaces to 4 external RJ45 plugs 锛�4绲勯珮閫熶互澶�缍�(w菐ng)鍙ｏ級

銆�銆�Interfaces to standard Gigabit Ethernet using Cat5E or Cat6 copper network cables 锛堟敮鎸丆at5E鎴朇at6妯�(bi膩o)婧�(zh菙n)闆荤簻锛�

銆�銆�Wire-speed processing on all ports at all time using FPGA logic 锛堝熀浜嶧PGA纭�浠舵帶鍒堕浕璺�锛�

銆�銆�Two SATA-style connectors to Multi-Gigabit I/O (MGIO) on right-side of PCB 锛堝彸鍋�(c猫)鍏╁��(g猫)涓插彛閫ｆ帴绶氾級

銆�銆�Double-Date Rate Random Access Memory (DDR2 DRAM) 锛�64MB浜屼唬鍏�(n猫i)瀛橈級

銆�銆�Standard PCI Form Factor 锛堟��(bi膩o)婧�(zh菙n)PCI鎺ュ彛锛�

銆�銆�Dimensions: 25cm long x 10cm tall (10" x 4")锛�25鍘樼背闀穢 10鍘樼背楂橈級

銆�銆�NetFPGA骞宠嚭鐨勮粺浠剁郴绲�(t菕ng)鍖呮嫭鎿嶄綔绯荤当(t菕ng)銆佷綔鐐鸿粺浠舵帴鍙ｇ殑椹�(q奴)鍕�(d貌ng)绋嬪簭銆佸��(sh铆)鐝�(xi脿n)鍚勭ó纭�浠跺姛鑳界殑閭忚集浠ｇ��銆佸煼(zh铆)琛屾帶鍒跺姛鑳界殑杌熶欢绋嬪簭銆佺郴绲�(t菕ng)娓�瑭︾殑鑵虫湰绋嬪��锛屼互鍙婅▓(j矛)绠楁��(j墨)杓斿姪瑷�(sh猫)瑷�(j矛)杌熶欢宸ュ叿銆�

銆�銆�鐐轰簡淇濊瓑闁嬫斁鎬э紝NetFPGA骞宠嚭閬告搰浜咰entOS鎿嶄綔绯荤当(t菕ng)銆侰entOS鏄�涓�鍊�(g猫)闁嬫斁婧愪唬纰肩殑Linux鎿嶄綔绯荤当(t菕ng)锛屽叏鍚嶇偤"绀惧崁(q奴)浼佹キ(y猫)鎿嶄綔绯荤当(t菕ng)"锛圕ommunity Enterprise Operating System锛�锛屾槸Red Hat鐨勫厤璨�(f猫i)鐗堟湰锛岀浉灏嶄簬鍏朵粬Linux鐧�(f膩)琛岀増锛屽叾绌�(w臎n)瀹氭�у�煎緱淇¤炒锛岄潪甯搁仼鍚堟噳(y墨ng)鐢ㄥ湪缍�(w菐ng)绲�(lu貌)鍜屾湇鍕�(w霉)鍣ㄥ钩鑷�銆傜洰鍓�锛孨etFPGA骞宠嚭宸茬稉(j墨ng)鏀�鎸�32浣嶇殑CentOS 4.4鐗堟湰鐩磋嚦鐨�5.2鐗堟湰銆�

銆�銆�鍩轰簬Linux鍏�(n猫i)鏍哥殑瑷�(sh猫)鍌欓﹨(q奴)鍕�(d貌ng)绋嬪簭鏄疦etFPGA闁嬬櫦(f膩)鏉胯垏涓绘��(j墨)鎿嶄綔绯荤当(t菕ng)鐨勮粺浠舵帴鍙�銆傞�栧��锛岄﹨(q奴)鍕�(d貌ng)绋嬪簭?q奴)顨磂tFPGA鐨勫洓鍊�(g猫)鍗冨厗浠ュお缍�(w菐ng)鍙ｉ��(j矛n)琛岄厤缃�锛屽湪绯荤��(t菕ng)鍏�(n猫i)娣诲姞浜嗗洓鍊�(g猫)鍛藉悕鐐簄f2c0銆乶f2c1銆乶f2c2銆乶f2c3鐨勭恫(w菐ng)绲�(lu貌)閫ｆ帴锛屽緸鑰屼娇寰桺C涓绘��(j墨)涓婄殑鐢ㄦ埗绌洪枔杌熶欢鍙�浠ラ�氶亷NetFPGA闁嬬櫦(f膩)鏉夸笂鐨勪互澶�缍�(w菐ng)绔�鍙ｄ締鏀剁��(f膩)鏁�(sh霉)鎿�(j霉)鍒嗙祫锛屽氨鍍忎娇鐢ㄦ櫘閫氱殑浠ュお缍�(w菐ng)鍙ｄ竴妯�銆傚叾娆★紝椹�(q奴)鍕�(d貌ng)绋嬪簭绲﹀畨瑁濆湪涓绘��(j墨)涓婄殑姣忓��(g猫)NetFPGA鏉垮瓙闋�(y霉)鐣欎簡128MB鐨勪富姗�(j墨)鍏�(n猫i)瀛樼┖闁�锛岄枊鐧�(f膩)鏉跨殑鐗囦笂瀵勫瓨鍣�銆丼RAM銆丏RAM琚�鏄犲皠鍒板��(n猫i)瀛樹腑锛屾噳(y墨ng)鐢ㄧ▼搴忛�氶亷灏嶉�欎簺瀵勫瓨鍣ㄦ槧鍍忛��(j矛n)琛岃畝瀵�锛屽緸鑰屾帶鍒禢etFPGA鐨勯亱(y霉n)琛屾ā寮�锛岀洠(ji膩n)瑕栨暩(sh霉)鎿�(j霉)閫氶亾鐨勫垎绲勮檿鐞嗙媭鎱�(t脿i)銆傚啀鑰�锛岄﹨(q奴)鍕�(d貌ng)绋嬪簭浣夸富姗�(j墨)鍜孨etFPGA涔嬮枔鎸夌収DMA鏂瑰紡鍌抽�侀�欏��(g猫)浠ュお缍�(w菐ng)骞�锛屽緸鑰屼娇涓绘��(j墨)鍦↖/O閫�(j矛n)琛岀殑鍚屾檪(sh铆)鑳藉�犲苟琛岄��(y霉n)绠楄�屼笉蹇呯瓑寰匢/O绲�(ji茅)鏉�銆�

銆�銆�瀵�(sh铆)鐝�(xi脿n)鍚勭ó纭�浠跺姛鑳界殑閭忚集浠ｇ⒓鏄�鐢盫erilog纭�浠惰��(sh猫)瑷�(j矛)瑾炶█绶ㄥ��鐨�锛岄�欎簺浠ｇ⒓閫氶亷浠跨湡渚嗘脯瑭﹀拰鏀归��(j矛n)閭忚集鍔熻兘锛屼箣鍚庣敓鎴恇it鏂囦欢涓嬭級鍒癋PGA涓�锛屽煼(zh铆)琛岀浉鎳�(y墨ng)鐨勭‖浠跺姛鑳姐�侼etFPGA浣滅偤涓�鍊�(g猫)闁嬫斁骞宠嚭锛屽叾鐮旂┒鑰呭�戝凡缍�(j墨ng)璨㈢嵒(xi脿n)鍑轰簡寰堝�歏erilog妯″��锛岄�欑偤鎴戝�戠殑鐮旂┒闁嬬櫦(f膩)鎻愪緵浜嗗緢澶х殑渚挎嵎銆�

銆�銆�瀹屾垚鎺у埗鍔熻兘鐨勮粺浠剁▼搴忎富瑕佹槸鐢盋瑾炶█绶ㄥ��锛屽寘鎷�璁�瀵�瀵勫瓨鍣�銆佺恫(w菐ng)绲�(lu貌)鍗�(xi茅)璀扮殑鍩�(zh铆)琛岀瓑鍔熻兘銆傜偤浜嗕娇鎿嶄綔绨″柈鍜屼究鎹�锛孨etFPGA骞宠嚭閭勬彁渚涗簡Java绋嬪簭闁嬬櫦(f膩)鐨勫湒褰㈢敤鎴剁晫闈�锛圝ava GUI锛�銆�

銆�銆�姝ゅ�栵紝Linux鎿嶄綔绯荤当(t菕ng)涓嬬殑Shell鑵虫湰绋嬪簭锛屽彲浠ョ敤渚嗚��(di脿o)鐢–瑾炶█绋嬪簭锛屽緸鑰屽皪绯荤当(t菕ng)閫�(j矛n)琛屾脯瑭�锛岃�曚及鍏剁��(w菐ng)绲�(lu貌)鎬ц兘绛�銆傞�欎簺鑵虫湰绋嬪簭閫氬父鏄�鍦⊿hell绲傜��閲�锛屼互鍛戒护琛岀殑鏂瑰紡閬�(y霉n)琛岀殑銆�

銆�銆�鐢ㄤ簬NetFPGA骞宠嚭闁嬬櫦(f膩)鐨勮▓(j矛)绠楁��(j墨)杓斿姪瑷�(sh猫)瑷�(j矛)锛圕AD锛夊伐鍏�锛屽皪纭�浠惰��(sh猫)瑷�(j矛)閫�(j矛n)琛屼豢鐪熷拰瑾�(di脿o)瑭�銆傝ō(sh猫)瑷�(j矛)鏂规�堥�氶亷Mentor Graphics ModelSim渚嗕豢鐪燂紝纰轰繚閭忚集鑳藉�犳�ｇ⒑鍦板煼(zh铆)琛�銆俈erilog婧愪唬纰奸�氶亷Xilinx ISE閫�(j矛n)琛岀稖鍚�锛屾渶绲傜敓鎴恇it鏂囦欢銆傦紝bit鏂囦欢閫氶亷PC涓绘��(j墨)鐨勫懡浠よ�岀▼搴忎笅杓夊埌FPGA骞跺皪鍏堕��(j矛n)琛岀法绋�锛屽緸鑰屽煼(zh铆)琛岃ō(sh猫)瑷�(j矛)鐨勭‖浠跺姛鑳�銆傜‖浠堕浕璺�鐨勮��(di脿o)瑭﹀彲浠ヤ娇鐢╔ilinx ChipScope鐨勭墖涓婇倧杓�鍒嗘瀽鍎�锛岄�氶亷JTAG鎺ュ彛渚嗗畬鎴�銆�

銆�銆�绲勮�漃C涓绘��(j墨)

銆�銆�涓绘��(j墨)閰嶇疆瑕佹眰鐐洪洐鏍告垨鍥涙牳铏曠悊鍣�锛�2G浠ヤ笂鍏�(n猫i)瀛�锛岄�嶅畾鍔熺��400W浠ヤ笂鐨勯浕婧�锛屼富鏉垮繀闋堝付鏈塒CI-Express鍜孭CI鎻掓Ы銆備富姗�(j墨)鏀㈠ソ涔嬪悗锛屽皣闆欏彛缍�(w菐ng)鍗″拰NetFPGA鍒嗗垾鎻掑埌涓绘澘鐨凱CI-Express鍜孭CI鎻掓Ы锛屽苟鐗㈢墷鍥哄畾浣�銆�

銆�銆�瀹夎�濇搷浣滅郴绲�(t菕ng)

銆�銆�鐩�鍓峃etFPGA宸茬稉(j墨ng)鍏煎�瑰��4.4鍒�5.2鐨勫悇鍊�(g猫)CentOS鐗堟湰锛岀敱浜嶤entOS鏆�鏅�(sh铆)涓嶆敮鎸丼ATA纭�鐩�锛岄渶瑕侀�氶亷瑷�(sh猫)缃�涓绘澘BIOS浣縎ATA纭�鐩ゅ伐浣滃湪IDE妯″紡銆傜偤浜嗕繚闅�(xi菐n)璧疯��锛屽畨瑁濋亷绋嬩腑閬告搰鎵�鏈夌殑绲勪欢銆�

銆�銆�瀹夎�滼ava

銆�銆�鐢变簬NetFPGA骞宠嚭鐨勬帶鍒惰粺浠朵腑鍖呭惈浜咼ava瑾炶█绶ㄥ��鐨凣UI鐣岄潰锛屽洜姝ら倓蹇呴爤瀹夎�滼ava JDK鍜孞RE銆�

銆�銆�瀹夎�漀etFPGA杌熶欢鍖�

銆�銆�鍖呭惈NetFPGA椹�(q奴)鍕�(d貌ng)绋嬪簭鍜屽熀鏈�妯″�婄殑杌熶欢鍖�锛屽彲浠ュ緸瀹樻柟缍�(w菐ng)绔欑洿鎺ヤ笅杓�锛屽畨瑁濅箣鍚庨��(j矛n)琛岀法璀�锛岀郴绲�(t菕ng)宸茬稉(j墨ng)鐐篘etFPGA鐨勫洓鍊�(g猫)绔�鍙ｆ坊鍔犱簡椹�(q奴)鍕�(d貌ng)锛屽嚭鐝�(xi脿n)浜唍f2c0锛宯f2c1锛宯f2c2鍜宯f2c3鍥涘��(g猫)缍�(w菐ng)绲�(lu貌)閫ｆ帴銆�

銆�銆�瀹夎�滳AD宸ュ叿

銆�銆�绶ㄨ��宸ュ叿閲囩敤Xilinx鐨処SE Foundation,浠跨湡宸ュ叿閲囩敤Mentor Graphics鐨凪odelSim锛岃��(di脿o)瑭�NetFPGA涓婄殑淇¤櫉閲囩敤Xilinx鐨� ChipScope Pro 銆�

銆�銆�娓�瑭�

銆�銆�鐐轰簡纰轰繚杌熺‖浠剁郴绲�(t菕ng)鐨勬�ｇ⒑瑷�(sh猫)缃�锛屽湪瀹夎�濆畬鎵�鏈夎粺浠朵箣鍚庯紝灏峃etFPGA骞宠嚭鍋氫簡涓�绯诲垪娓�瑭�銆傞�欎簺娓�瑭︽槸鐢变竴绯诲垪Shell鑵虫湰绋嬪簭渚嗗畬鎴愮殑锛孨etFPGA鐨勫熀鏈�杌熶欢鍖呴噷宸茬��(j墨ng)鍖呭惈浜嗛�欎簺绋嬪簭銆�