鏅傞枔锛�2025/6/3 10:22:18
闁辫畝锛�9
5AGXBB3D6F31C6N 鏄竴娆剧敱鑻辩壒鐖撅紙Intel锛夋帹鍑虹殑 Stratix 10 GX 绯诲垪 FPGA 鑺墖銆傝┎绯诲垪灞簬楂樼 FPGA锛屽熀浜� 14nm 鍒剁▼宸ヨ棟瑷▓锛屽叿鏈夐珮鎬ц兘鍜岄珮瀵嗗害閭忚集鍠厓銆傝┎鑺墖閬╃敤浜庨渶瑕侀珮搴﹀苟琛岃檿鐞嗙殑鎳夌敤鍫存櫙锛屼緥濡傜恫绲￠�氫俊銆佹暩鎿氫腑蹇冨姞閫�銆佸湒鍍忚檿鐞嗐�佷汉宸ユ櫤鑳芥帹鐞嗙瓑銆�
銆�銆�Stratix 10 绯诲垪 FPGA 鎻愪緵浜嗚睈瀵岀殑纭欢璩囨簮锛屽寘鎷� DSP 妯″銆佸祵鍏ュ紡瀛樺劜鍣�銆侀珮閫熸敹鐧�(f膩)鍣ㄧ瓑锛屽苟鏀寔澶氱ó鎺ュ彛妯欐簴锛岃兘澶犳豢瓒冲京闆滅郴绲�(t菕ng)瑷▓鐨勯渶姹�銆�
鍒剁▼宸ヨ棟锛�14nm
銆�銆�閭忚集鍠厓鏁搁噺锛氱磩 280K
銆�銆�鏈�澶х敤鎴� I/O 鏁搁噺锛�576
銆�銆�DSP 妯″鏁搁噺锛�2176
銆�銆�宓屽叆寮忓瓨鍎插櫒瀹归噺锛�50.5 Mb
銆�銆�鏀剁櫦(f膩)鍣ㄩ�熺巼锛氭渶楂� 28.3 Gbps
銆�銆�渚涢浕闆诲鑼冨湇锛�1.0V 鏍稿績闆诲锛�1.8V 杓斿姪闆诲
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +85掳C
銆�銆�灏佽褰㈠紡锛欶BGA-1744
5AGXBB3D6F31C6N 鍏锋湁浠ヤ笅椤憲鐗规�э細
銆�銆�1. 楂樻�ц兘锛氬熀浜� Intel 鐨� HyperFlex 鏋舵鎶�琛�锛屽ぇ骞呮彁鍗囦簡鏅傞悩闋荤巼鍜屾暣楂旀�ц兘銆�
銆�銆�2. 楂橀�熸帴鍙ｏ細鏀寔 PCIe Gen4銆佷互澶恫 MAC 鍜屽叾浠栭珮閫熶覆琛屾帴鍙�锛屾豢瓒崇従浠ｉ�氫俊闇�姹�銆�
銆�銆�3. 寮峰ぇ鐨� DSP 铏曠悊鑳藉姏锛氬収缃ぇ閲� DSP 妯″锛岄仼鍚堟诞榛為亱绠楀拰淇¤櫉铏曠悊浠诲嫏銆�
銆�銆�4. 鍏х疆瀛樺劜鍣細鎻愪緵澶у閲忕殑鐗囦笂瀛樺劜鍣ㄨ硣婧�锛岀敤浜庣珐瀛樻暩鎿氬拰鍎�(y艒u)鍖栧欢閬�銆�
銆�銆�5. 鍙法绋嬫�э細閫氶亷 Quartus Prime 杌熶欢宸ュ叿閺堥�茶闁嬬櫦(f膩)锛屾敮鎸� RTL 瑷▓鍜岄珮灞ゆ缍滃悎銆�
銆�銆�6. 浣庡姛鑰楁ā寮忥細鎻愪緵鍕曟厠(t脿i)鍔熻�楄绡�(ji茅)鍔熻兘锛岃兘澶犲湪涓嶉檷浣庢�ц兘鐨勬儏娉佷笅娓涘皯鑳借��銆�
閫欐 FPGA 鑺墖涓昏鎳夌敤浜庝互涓嬮牁鍩燂細
銆�銆�1. 鏁告摎涓績锛氱敤浣滄湇鍕欏櫒鍔犻�熷崱鐨勬牳蹇冨櫒浠讹紝鎻愬崌瑷堢畻鏁堢巼銆�
銆�銆�2. 閫氫俊瑷倷锛氬鐝捐矾鐢卞櫒銆佷氦鎻涙涓殑鏁告摎鍖呰檿鐞嗚垏杞夌櫦(f膩)鍔熻兘銆�
銆�銆�3. 瑕栭牷铏曠悊锛氱敤浜庡鏅傝闋荤法瑙ｇ⒓銆佸湒鍍忓寮风瓑澶氬獟楂旀噳鐢�銆�
銆�銆�4. 宸ユキ(y猫)鑷嫊鍖栵細鍦ㄥ京闆滅殑宸ユキ(y猫)鎺у埗绯荤当(t菕ng)涓綔鐐轰富鎺у柈鍏冦��
銆�銆�5. 閱�(y墨)鐧傛垚鍍忥細鏀寔閱�(y墨)瀛稿奖鍍忚ō鍌欎腑鐨勫揩閫熸暩鎿氶噰闆嗚垏鍒嗘瀽銆�
銆�銆�6. 姗熷櫒瀛哥繏鎺ㄧ悊锛氱偤閭婄罚瑷堢畻瑷倷鎻愪緵楂樻晥鐨� AI 鎺ㄧ悊鑳藉姏銆�
5AGXFGC6D6F31C6N, 5AGXFB4C6F31C6N, 5AGXFFC6D6F31C6N
