鏅傞枔锛�2025/5/28 18:16:48
闁辫畝锛�16
5AGXMA7D4F27I3N 鏄竴娆鹃珮鎬ц兘鐨� FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁�闄ｅ垪锛夎姱鐗�锛屽爆浜庤嫳鐗圭埦 Agilex 绯诲垪銆傝┎绯诲垪鑺墖閲囩敤鍏堥�茬殑鍒剁▼宸ヨ棟鍜屾灦妲嬭ō瑷堬紝鏀寔澶氱ó楂橀�熸帴鍙ｅ拰寰╅洔瑷堢畻浠诲嫏锛屽唬娉涙噳鐢ㄤ簬閫氫俊銆佹暩(sh霉)鎿�(j霉)涓績銆佸伐妤�(y猫)鑷嫊鍖栦互鍙婁汉宸ユ櫤鑳界瓑闋樺煙銆�
銆�銆�Agilex 绯诲垪 FPGA 闆嗘垚浜嗚睈瀵岀殑鍔熻兘妯″锛屼緥濡傜‖鏍歌檿鐞嗗櫒绯荤当(t菕ng)銆侀珮甯跺鍏у瓨鎺ュ彛浠ュ強闈堟椿鐨� I/O 閰嶇疆绛�锛屼娇鍏惰兘澶犳豢瓒冲妯ｅ寲鐨勯渶姹傘��
鍨嬭櫉锛�5AGXMA7D4F27I3N
銆�銆�鍝佺墝锛欼ntel
銆�銆�绯诲垪锛欰gilex
銆�銆�灏佽椤炲瀷锛欶BGA
銆�銆�I/O 鏁�(sh霉)閲忥細1068
銆�銆�閭忚集鍠厓鏁�(sh霉)閲忥細1,029,600
銆�銆�鏈�澶х敤鎴� I/O锛�1068
銆�銆�RAM 璩囨簮锛�21.6 Mb
銆�銆�DSP 妯″鏁�(sh霉)閲忥細5280
銆�銆�閰嶇疆闁冨瓨锛氱劇鍏х疆
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
銆�銆�鍏ф牳闆诲锛�0.85V
銆�銆�I/O 闆诲锛�1.8V/2.5V/3.3V
5AGXMA7D4F27I3N 鎻愪緵浜嗗崜瓒婄殑鎬ц兘鍜岄潏娲绘��锛屽叾闂滈嵉鐗规�у寘鎷細
銆�銆�1. 鏀寔 Stratix 10 鍜屽叾浠栫郴鍒� FPGA 鐨勫钩婊戦伔绉昏矾寰�锛岀啊鍖栭枊鐧�(f膩)娴佺▼銆�
銆�銆�2. 楂橀�熸敹鐧�(f膩)鍣ㄩ�熺巼楂橀仈 116 Gbps锛岄仼鐢ㄤ簬涓嬩竴浠ｉ�氫俊鍩虹瑷柦銆�
銆�銆�3. 鍏х疆 HPS锛堢‖鏍歌檿鐞嗙郴绲�(t菕ng)锛�锛屽寘鍚洐鏍� ARM Cortex-A53 铏曠悊鍣�銆�
銆�銆�4. 鏀寔 PCIe Gen5 鍜� CXL锛圕ompute Express Link锛夊崝(xi茅)璀帮紝鎻愪緵鏇撮珮鐨勫付瀵拰鏁堢巼銆�
銆�銆�5. 闆嗘垚楂樺付瀵瓨鍎插櫒锛圚BM锛夛紝椤憲鎻愬崌鏁�(sh霉)鎿�(j霉)鍚炲悙鑳藉姏銆�
銆�銆�6. 鎻愪緵澶氱ó闆绘簮绠＄悊閬搁爡浠ュ劒(y艒u)鍖栧姛鑰�銆�
銆�銆�7. 鏀寔娴粸閬嬬畻鍔犻�熷姛鑳�锛岄仼鐢ㄤ簬娣卞害瀛哥繏鎺ㄧ悊鍜屽叾浠栭珮鎬ц兘瑷堢畻浠诲嫏銆�
5AGXMA7D4F27I3N 寤ｆ硾鐢ㄤ簬浠ヤ笅闋樺煙锛�
銆�銆�1. 鏁�(sh霉)鎿�(j霉)涓績锛氭彁渚涢潏娲荤殑鍔犻�熻В姹烘柟妗堬紝鐢ㄤ簬缍�(w菐ng)绲¤櫅鎿寲銆佹暩(sh霉)鎿�(j霉)鍒嗘瀽鍜屾鍣ㄥ缈掋��
銆�銆�2. 閫氫俊瑷倷锛氭敮鎸� 5G 鍩虹珯銆佹牳蹇冪恫(w菐ng)鍜屽叾浠栭�氫俊鍩虹瑷柦鐨勬噳鐢�銆�
銆�銆�3. 宸ユキ(y猫)鑷嫊鍖栵細瀵︾従(xi脿n)瀵︽檪鎺у埗銆佸湒鍍忚檿鐞嗗拰闋愭脯鎬х董璀�銆�
銆�銆�4. 閱�(y墨)鐧傛垚鍍忥細鐢ㄤ簬瓒呰伈娉��丆T 鎺冩弿鍜屽叾浠栭珮绔啱(y墨)鐧傝ō鍌欎腑鐨勪俊铏熻檿鐞�銆�
銆�銆�5. 姹借粖闆诲瓙锛氭噳鐢ㄤ簬楂樼礆椐曢杓斿姪绯荤当(t菕ng)锛圓DAS锛夊拰鑷嫊椐曢骞宠嚭銆�
銆�銆�6. 瑕栭牷鑸囧唬鎾細鐐洪珮璩噺瑕栭牷绶ㄧ⒓瑙ｇ⒓鍜屽鏅傛祦濯掗珨鎻愪緵鏀寔銆�
5AGXMA7D4F28I3N
銆�銆�5AGXMA7D4F27I4N
銆�銆�5AGXMA7D4F28I4N
