EP2AGX95DF25I3N 鏅傞枔锛�2025/5/19 15:47:14 闁辫畝锛�17

EP2AGX95DF25I3N 鏄竴娆剧敱 Altera锛堢従(xi脿n)鐐� Intel FPGA 閮ㄩ杸锛夌敓鐢�(ch菐n)鐨勯珮鎬ц兘 FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁€闄ｅ垪锛�銆傝┎鑺墖鍩轰簬 Stratix II 绯诲垪锛岄仼鐢ㄤ簬寰�(f霉)闆滈倧杓ō(sh猫)瑷�銆佹暩(sh霉)瀛椾俊铏熻檿鐞嗗拰宓屽叆寮忕郴绲�(t菕ng)绛夋噳(y墨ng)鐢�銆傚畠閲囩敤浜嗗厛閫茬殑 90nm 宸ヨ棟鎶€琛�(sh霉)锛屽叿鍌欒睈瀵岀殑閭忚集璩囨簮鍜岄珮閫熸帴鍙�锛岄仼鍚堢敤浜庨€氫俊銆佽▓绠楀拰宸ユキ(y猫)鎺у埗绛夐牁(l菒ng)鍩�銆�
銆€銆€閫欐 FPGA 鎻愪緵浜嗗閬� 95K 鐨勯倧杓柈鍏冿紙LE锛�锛屽苟闆嗘垚浜嗗绋‖鏍稿拰杌熸牳 IP 妯″锛岃兘澶犳豢瓒抽珮绔噳(y墨ng)鐢ㄩ渶姹�銆傚叾灏佽褰㈠紡鐐� FBGA锛團ine Pitch Ball Grid Array锛�锛屽叿鏈夐珮寮曡叧鏁�(sh霉)鍜屽劒(y艒u)鑹殑闆绘埃鎬ц兘銆�

鍙冩暩(sh霉)

鍨嬭櫉锛欵P2AGX95DF25I3N
銆€銆€绯诲垪锛歋tratix II
銆€銆€閭忚集鍠厓锛�95K LE
銆€銆€I/O 鏁�(sh霉)閲忥細860
銆€銆€閰嶇疆瀛樺劜鍣細16Mbit Flash
銆€銆€宸ヤ綔闆诲锛�1.5V 鏍稿績闆诲锛�3.3V I/O 闆诲
銆€銆€宸ヨ棟绡€(ji茅)榛烇細90nm
銆€銆€灏佽椤炲瀷锛欶BGA
銆€銆€宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +85掳C

鐗规€�

EP2AGX95DF25I3N 鍏峰倷浠ヤ笅涓昏鐗规€э細
銆€銆€1. 寮峰ぇ鐨勯倧杓檿鐞嗚兘鍔涳細鏀寔楂橀仈 95K 鐨勯倧杓柈鍏�锛岃兘澶�?q奴)宕縁(xi脿n)寰�(f霉)闆滅殑鏁�(sh霉)瀛楅浕璺ō(sh猫)瑷�銆�
銆€銆€2. 澶氭ǎ鍖栫殑瀛樺劜璩囨簮锛氬寘鎷垎甯冨紡 RAM銆佸祵鍏ュ紡瀛樺劜濉婏紙M4K blocks锛変互鍙婃敮鎸佸ぇ瀹归噺閰嶇疆鐨勫閮� Flash 瀛樺劜銆�
銆€銆€3. 楂橀€熸敹鐧�(f膩)鍣細鍏�(n猫i)缃璺珮閫熶覆琛屾敹鐧�(f膩)鍣�锛屾敮鎸侀€熺巼楂橀仈 6.375Gbps锛岄仼鐢ㄤ簬鍏夌簴閫氫俊鍜屽叾浠栭珮閫熸帴鍙�銆�
銆€銆€4. DSP 鍔熻兘妯″锛氶泦鎴愬皥鐢ㄧ殑 DSP 妯″锛屽劒(y艒u)鍖栦簡涔樻硶绱姞鎿嶄綔鐨勬€ц兘銆�
銆€銆€5. 宓屽叆寮忚檿鐞嗗櫒鏀寔锛氬彲閫氶亷 Nios II 杌熸牳瀵︾従(xi脿n)宓屽叆寮忚檿鐞嗗姛鑳�銆�
銆€銆€6. 鍙潬鎬у拰浣庡姛鑰楋細閲囩敤鍏堥€茬殑闆绘簮绠＄悊鍜屾檪閻樼鐞嗘妧琛�(sh霉)锛岀⒑淇濊ō(sh猫)鍌欏湪楂樻晥閬嬭鐨勫悓鏅傞檷浣庤兘鑰�銆�
銆€銆€7. 寤ｆ硾鐨� I/O 鏀寔锛氬吋瀹瑰绋婧栧崝(xi茅)璀�锛屽 PCI Express銆丏DR 鍏�(n猫i)瀛樻帴鍙ｇ瓑銆�

鎳�(y墨ng)鐢�

EP2AGX95DF25I3N 涓昏鎳�(y墨ng)鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆€銆€1. 閫氫俊瑷�(sh猫)鍌欙細濡傝矾鐢卞櫒銆佷氦鎻涙鍜屽熀绔欎腑鐨勪俊铏熻檿鐞嗚垏鏁�(sh霉)鎿�(j霉)鍌宠几銆�
銆€銆€2. 瑕栭牷鍜屽湒鍍忚檿鐞嗭細鐢ㄤ簬瀵︽檪瑕栭牷绶ㄧ⒓瑙ｇ⒓銆佸湒褰㈡覆鏌撶瓑銆�
銆€銆€3. 瑷堢畻鍔犻€燂細浣滅偤鍗�(xi茅)铏曠悊鍣ㄦ垨纭欢鍔犻€熷櫒锛岀敤浜庣瀛�(xu茅)瑷堢畻鍜屾暩(sh霉)鎿�(j霉)鍒嗘瀽銆�銆€銆€5. 閱�(y墨)鐧傛垚鍍忥細鎻愪緵楂樻€ц兘鏁�(sh霉)鎿�(j霉)閲囬泦鍜屽湒鍍忛噸寤哄姛鑳�銆�
銆€銆€6. 杌嶄簨鍜岃埅绌鸿埅澶╋細婊胯冻楂樺彲闈犳€у拰楂樻€ц兘瑕佹眰鐨勬噳(y墨ng)鐢ㄥ牬鏅�銆�