鏅傞枔锛�2025/5/10 15:24:19
闁辫畝锛�25
EP2S60F672I3N 鏄� Altera 鍏徃锛堢従(xi脿n)宸茶 Intel 鏀惰臣锛夋帹鍑虹殑涓�娆惧熀浜� Stratix II 绯诲垪鐨� FPGA 鑺墖銆傝┎绯诲垪鑺墖涓昏闈㈠悜楂樻�ц兘瑷堢畻銆侀�氫俊鍩虹瑷柦銆佽粛浜嬪拰鑸┖鑸ぉ绛夐牁鍩�锛屽叿鏈夐珮閭忚集瀵嗗害銆侀珮閫熶覆琛屾敹鐧�(f膩)鍣ㄤ互鍙婅睈瀵岀殑鏁�(sh霉)瀛椾俊铏熻檿鐞嗗姛鑳�銆�
銆�銆�EP2S60F672I3N 鎻愪緵浜嗗挤澶х殑鍙法绋嬮倧杓硣婧�锛屾敮鎸佺敤鎴跺畾鍒跺京闆滅殑鏁�(sh霉)瀛楅浕璺ō瑷堛�傚叾灏佽褰㈠紡鐐� FBGA锛團ine Pitch Ball Grid Array锛�锛岄仼鐢ㄤ簬闇�瑕侀珮寮曡叧鏁�(sh霉)鍜岄珮鎬ц兘鐨勬噳鐢ㄥ牬鏅�銆�
鍨嬭櫉锛欵P2S60F672I3N
銆�銆�閭忚集鍠厓锛�60,176
銆�銆�RAM 绺介噺锛�4.95 Mbits
銆�銆�DSP 妯″鏁�(sh霉)閲忥細192
銆�銆�I/O 鏁�(sh霉)閲忥細468
銆�銆�閰嶇疆闁冨瓨锛氫笉鍏�(n猫i)缃�
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +85掳C
銆�銆�灏佽椤炲瀷锛欶BGA
銆�銆�寮曡叧鏁�(sh霉)锛�672
EP2S60F672I3N 鏄� Stratix II 绯诲垪涓殑涓�鍝★紝鍏峰倷浠ヤ笅椤憲鐗规�э細
銆�銆�1. 楂樻�ц兘鏋舵锛氶噰鐢� 90nm 宸ヨ棟鍒堕��锛屾彁渚涘揩閫熺殑鏅傞悩闋荤巼鍜屼綆鍔熻�楅亱琛岃兘鍔涖��
銆�銆�2. 鍏�(n猫i)缃� DSP 濉婏細闆嗘垚浜嗗閬� 192 鍊嬪皥鐢� DSP 妯″锛岀敤浜庡姞閫熸诞榛為亱绠楀拰婵炬尝绛変换鍕�銆�
銆�銆�3. 楂橀�熸敹鐧�(f膩)鍣細鏀寔楂橀仈 6.375Gbps 鐨勬暩(sh霉)鎿�(j霉)鍌宠几閫熺巼锛屾豢瓒崇従(xi脿n)浠ｉ�氫俊绯荤当(t菕ng)鐨勯渶姹�銆�
銆�銆�4. 澶у閲忓祵鍏ュ紡瀛樺劜鍣細鎻愪緵绺借▓ 4.95Mbits 鐨� RAM 璩囨簮锛屽寘鎷� M4K 濉婂瓨鍎插櫒锛屽彲鐢ㄤ簬瀵︾従(xi脿n) FIFO銆佺珐瀛樼瓑鍔熻兘銆�
銆�銆�5. 璞愬瘜鐨� I/O 妯欐簴鏀寔锛氬吋瀹瑰绋帴鍙ｅ崝(xi茅)璀板 PCI Express銆佸崈鍏嗕互澶恫(w菐ng)鍜� RocketIO 绛�銆�
銆�銆�6. 鍙潬鎬э細閫氶亷鍏�(n猫i)缃殑閷妾㈡脯鑸囩尘姝ｆ鍒舵彁鍗囩郴绲�(t菕ng)鐨勫彲闈犳��銆�
銆�銆�7. 鍔熻�楀劒(y艒u)鍖栵細鏀寔鍕曟厠(t脿i)鍔熻�楄(di脿o)绡�(ji茅)鎶�琛�锛岃兘澶犳牴鎿�(j霉)瀵﹂殯璨犺級鎯呮硜瑾�(di脿o)鏁磋姱鐗囩殑宸ヤ綔鐙�鎱�(t脿i)銆�
EP2S60F672I3N 涓昏鎳夌敤浜庝互涓嬮牁鍩燂細
銆�銆�1. 閫氫俊瑷倷锛氫緥濡傝矾鐢卞櫒銆佷氦鎻涙銆佸熀绔欐帶鍒跺櫒涓殑淇¤櫉铏曠悊閮ㄥ垎銆�
銆�銆�2. 楂樻�ц兘瑷堢畻锛氬湪绉戝瑷堢畻銆侀噾铻嶅缓妯＄瓑闇�瑕佸ぇ閲忓苟琛岃▓绠楃殑鎳夌敤涓櫦(f膩)鎻噸瑕佷綔鐢ㄣ��
銆�銆�3. 瑕栭牷铏曠悊锛氭敮鎸佸鏅傝闋荤法瑙ｇ⒓銆佸湒鍍忓寮风瓑鍔熻兘銆�
銆�銆�4. 娓│娓噺鍎�鍣細鐢ㄤ簬绀烘尝鍣�銆侀牷璀滃垎鏋愬剙绛夐珮绔脯瑭﹁ō鍌欑殑鏁�(sh霉)鎿�(j霉)閲囬泦鑸囪檿鐞嗙挵(hu谩n)绡�(ji茅)銆�
銆�銆�5. 杌嶄簨鑸囪埅澶╋細鐢变簬鍏堕珮鍙潬鎬у拰楂樻�ц兘琛ㄧ従(xi脿n)锛岃寤ｆ硾鎳夌敤浜庨浄閬旂郴绲�(t菕ng)銆佽(w猫i)鏄熼�氫俊绛夐牁鍩熴��
EP2S60F780C3N
銆�銆�EP2S60F780I3N
