鏅傞枔锛�2025/4/29 19:04:13
闁辫畝锛�38
IS25LP128F-RMLE-TR 鏄竴娆剧敱 ISSI锛圛ntegrated Silicon Solution, Inc.锛夌敓鐢�(ch菐n)鐨勯珮鎬ц兘銆佷綆鍔熻�� SPI Flash 瀛樺劜鍣�銆傝┎鑺墖閲囩敤妯欐簴鐨� Serial Peripheral Interface (SPI) 鍗�(xi茅)璀帮紝鏀寔楂橀�熸暩(sh霉)鎿�(j霉)鍌宠几鍜屽绋伐浣滄ā寮�銆傚叾瀹归噺鐐� 128Mb锛�16MB锛�锛岄仼鐢ㄤ簬闇�瑕侀珮鍙潬鎬у拰浣庡姛鑰楃殑鎳夌敤鍫存櫙銆�
銆�銆�IS25LP128F-RMLE-TR 鎻愪緵浜嗗闆诲鑼冨湇銆佸揩閫熸摝瀵兘鍔涗互鍙婂绋繚璀锋鍒讹紝閬╁悎宸ユキ(y猫)绱氬拰娑堣不绱氶浕瀛愯ō鍌�銆傛澶�锛岃┎鍣ㄤ欢鍏锋湁 JEDEC 妯欐簴鐨� xSPI 鎸囦护闆嗗吋瀹规��锛岃兘澶犺紩鏉鹃泦鎴愬埌鍚勭ó绯荤当(t菕ng)瑷▓涓�銆�
瀹归噺锛�128Mb (16MB)
銆�銆�鎺ュ彛椤炲瀷锛歋PI
銆�銆�宸ヤ綔闆诲锛�1.65V 鑷� 3.6V
銆�銆�鏈�澶ф檪閻橀牷鐜囷細104MHz (DTR 妯″紡)
銆�銆�鏁�(sh霉)鎿�(j霉)鍌宠几閫熺巼锛氶珮閬� 426Mbps (DTR 妯″紡)
銆�銆�灏佽褰㈠紡锛歐LCSP (Wafer-Level Chip Scale Package)
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +125掳C
銆�銆�鎿﹂櫎/绶ㄧ▼鍛ㄦ湡锛氶珮閬� 100,000 娆�
銆�銆�鏁�(sh霉)鎿�(j霉)淇濆瓨鏅傞枔锛氳秴閬� 20 骞�
1. 鏀寔妯欐簴 SPI銆侀洐 I/O 鍜屽洓 I/O 妯″紡锛屾豢瓒充笉鍚屾噳鐢ㄩ渶姹�銆�
銆�銆�2. 鍏峰倷娣卞害鎺夐浕妯″紡锛圖eep Power Down锛�锛屽吀鍨嬮浕娴佸儏鐐� 1渭A锛屾湁鏁堥檷浣庡姛鑰�銆�
銆�銆�3. 闆嗘垚浜嗙‖浠跺拰杌熶欢瀵繚璀峰姛鑳�锛岄槻姝㈡剰澶栫殑鏁�(sh霉)鎿�(j霉)绡℃敼銆�
銆�銆�4. 鏀寔 Sector銆丅lock 鍜� Whole Chip 鐨勯潏娲绘摝闄ら伕闋�銆�
銆�銆�5. 鍏�(n猫i)缃� CRC 鏍￠寮曟搸锛岀⒑淇濇暩(sh霉)鎿�(j霉)瀹屾暣鎬�銆�
銆�銆�6. 绗﹀悎 RoHS 妯欐簴锛屽苟涓旂劇楣电礌锛岀挵(hu谩n)淇濆弸濂姐��
銆�銆�7. 閬╃敤浜庨珮鍙潬鎬ц姹傜殑宸ユキ(y猫)銆佹苯杌婂強娑堣不椤為浕瀛愮敘(ch菐n)鍝�銆�
銆�銆�8. 瀵韩鑼冨湇鏀寔浣垮叾閬╁悎妤电鐠�(hu谩n)澧冧笅鐨勬噳鐢ㄣ��
1. 宓屽叆寮忕郴绲�(t菕ng)涓殑浠ｇ⒓瀛樺劜銆�
銆�銆�2. 缍�(w菐ng)绲￠�氫俊瑷倷涓殑鍥轰欢瀛樺劜銆�
銆�銆�3. 宸ユキ(y猫)鑷嫊鍖栨帶鍒跺櫒鐨勬暩(sh霉)鎿�(j霉)瑷橀寗銆�
銆�銆�4. 娑堣不椤為浕瀛愮敘(ch菐n)鍝佷腑鐨勯厤缃弮鏁�(sh霉)淇濆瓨銆�
銆�銆�5. 閱�(y墨)鐧傝ō鍌欎腑鐨勯棞(gu膩n)閸垫暩(sh霉)鎿�(j霉)鍌欎唤銆�
銆�銆�6. 鐗╄伅(li谩n)缍�(w菐ng)绲傜绡�(ji茅)榛炵殑鏈湴鏁�(sh霉)鎿�(j霉)绶╁瓨銆�
銆�銆�7. 姹借粖闆诲瓙绯荤当(t菕ng)鐨勫鏅傛棩蹇楄閷�銆�
銆�銆�8. 鍙┛鎴磋ō鍌欎腑鐨勫皬灏哄瀛樺劜瑙ｆ焙鏂规銆�
IS25LP064A-RMLE-TR
銆�銆�IS25LP256F-RMLE-TR
銆�銆�GD25Q128C
銆�銆�MX25L12835F
