鏅傞枔锛�2023/11/20 18:35:54
闁辫畝锛�143
鐢�(ch菐n)鍝佺ó椤�: FPGA - 鐝�(xi脿n)鍫村彲绶ㄧ▼闁�闄ｅ垪
鍒堕�犲晢: Lattice
鐢�(ch菐n)鍝佺ó椤�: FPGA - 鐝�(xi脿n)鍫村彲绶ㄧ▼闁�闄ｅ垪
閭忚集绯诲垪: LatticeECP3
澶ч浕姹犳暩(sh霉)閲�: 149000
鏈�澶у伐浣滈牷鐜�: 3.1 MHz
鍙法绋嬭几鍏�/杓稿嚭绔暩(sh霉)閲�: 380
鏁�(sh霉)鎿�(j霉) RAM 澶у皬: 303 Kbits
寤堕伈鏅傞枔: 37 ns
闆绘簮闆诲锛堟渶澶у�硷級: 1.26 V
闆绘簮闆诲锛堟渶灏忓�硷級: 1.14 V
闆绘簮闆绘祦: 18 mA
灏佽 / 绠遍珨: fpBGA-672
灏佽: Tray
IC鍨嬭櫉绱㈠紩锛� A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9
©2025 缍韩闆诲瓙甯傚牬缍�(w菐ng)锛坵ww.dzsc.com锛夈��缍�(j墨ng)鐕熻ū鍙瓑绶ㄨ櫉锛�娴橞2-20050339 鐗堟瑠(qu谩n)鑱叉槑
鍗佸叚骞村皥娉ㄦ墦閫犲劒(y艒u)璩�(zh矛)闆诲瓙鍏冨櫒浠堕噰璩肩恫(w菐ng)銆両C浜ゆ槗骞宠嚭銆�
璨峰鏈嶅嫏(w霉)鐔辩窔锛�0571-85317666 | 璨峰鏈嶅嫏(w霉)閮≦Q锛�
璩ｅ鏈嶅嫏(w霉)鐔辩窔锛�0571-85317586 | 璩ｅ鏈嶅嫏(w霉)閮≦Q锛�
