XC17S30XLPDG8C 鏅傞枔锛�2025/5/14 19:24:49 闁辫畝锛�21

XC17S30XLPDG8C 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨勪竴娆惧熀浜� Spartan 绯诲垪鐨� FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁€闄ｅ垪锛夎姱鐗囥€傝┎鍨嬭櫉灞簬 Spartan-3E 瀹舵棌锛屼富瑕侀潰鍚戜綆鎴愭湰銆侀珮鎬ц兘鐨勬噳(y墨ng)鐢ㄥ牬鏅�銆傞€欐 FPGA 鑺墖鍏锋湁闈堟椿鐨勮ō(sh猫)瑷�(j矛)鏋舵(g貌u)鍜岃睈瀵岀殑閭忚集璩囨簮锛岄仼鍚堢敤浜庡祵鍏ュ紡绯荤当(t菕ng)銆侀€氫俊鎺ュ彛銆佸伐妤�(y猫)鎺у埗浠ュ強娑堣不(f猫i)椤為浕瀛愮敘(ch菐n)鍝佺瓑闋�(l菒ng)鍩�銆�
銆€銆€XC17S30XLPDG8C 鐨勫叿楂旂壒鎬у寘鎷収(n猫i)缃殑 DSP Slice銆丅lock RAM 鍜屽垎甯冨紡 RAM锛岃兘澶犳敮鎸佸京(f霉)闆滅殑鏁�(sh霉)瀛椾俊铏熻檿鐞嗕换鍕�(w霉)銆傛澶�锛屽畠閭勬彁渚涗簡澶氱ó閰嶇疆閬搁爡(xi脿ng)鍜岄潏娲荤殑 I/O 鎺ュ彛锛屼究浜庣敤鎴舵牴鎿�(j霉)瀵�(sh铆)闅涢渶姹傞€�(j矛n)琛屽畾鍒�銆�

鍙冩暩(sh霉)

鍨嬭櫉锛歑C17S30XLPDG8C
銆€銆€绯诲垪锛歋partan-3E
銆€銆€鍝佺墝锛歑ilinx
銆€銆€閭忚集鍠厓鏁�(sh霉)閲忥細30,000
銆€銆€RAM 绺介噺锛�144 KB
銆€銆€DSP Slice 鏁�(sh霉)閲忥細24
銆€銆€I/O 寮曡叧鏁�(sh霉)锛�172
銆€銆€宸ヤ綔闆诲锛�1.2V 鏍稿績闆诲 / 3.3V I/O 闆诲
銆€銆€灏佽褰㈠紡锛欶G8C (Fine Pitch BGA)
銆€銆€鏈€澶у伐浣滈牷鐜囷細绱� 250 MHz

鐗规€�

XC17S30XLPDG8C 鐨勪富瑕佺壒鎬у涓嬶細
銆€銆€1. 楂樺瘑搴﹂倧杓硣婧愶細鍖呭惈澶氶仈(d谩) 30,000 鍊嬮倧杓柈鍏冿紝鑳藉?q奴)宕縁(xi脿n)寰�(f霉)闆滅殑鍔熻兘妯″銆�
銆€銆€2. 鍏�(n猫i)缃瓨鍎插櫒锛氭彁渚� 144 KB 鐨� Block RAM 鍜屽垎甯冨紡 RAM锛屾豢瓒虫暩(sh霉)鎿�(j霉)绶╁瓨鍜屽瓨鍎查渶姹�銆�
銆€銆€3. DSP 鏀寔锛氬寘鍚� 24 鍊� DSP Slice锛岄仼鍚堝畬鎴愭暩(sh霉)瀛椾俊铏熻檿鐞嗕换鍕�(w霉)銆�
銆€銆€4. 澶氱ó閰嶇疆妯″紡锛氭敮鎸佷富寰炴ā寮�銆佸緸灞ā寮忓拰 JTAG 閰嶇疆锛屾柟渚跨敤鎴堕伕鎿囨渶閬╁悎鐨勯厤缃柟寮�銆�
銆€銆€5. 闈堟椿鐨� I/O 鎺ュ彛锛氭敮鎸佸绋(bi膩o)婧�(zh菙n) I/O 鍗�(xi茅)璀�锛屽苟鍏峰倷闆诲鍏煎鎬э紝閬╅厤涓嶅悓鎳�(y墨ng)鐢ㄥ牬鏅�銆�
銆€銆€6. 浣庡姛鑰楄ō(sh猫)瑷�(j矛)锛氶噰鐢ㄥ厛閫�(j矛n)鐨勫埗閫犲伐钘�锛屽湪淇濊瓑鎬ц兘鐨勫悓鏅傞檷浣庡姛鑰�銆�
銆€銆€7. 鏄撲簬闁嬬櫦(f膩)锛氶厤鍚� Xilinx ISE Design Suite 宸ュ叿锛岀啊鍖栦簡瑷�(sh猫)瑷�(j矛)娴佺▼锛屾彁鍗囦簡闁嬬櫦(f膩)鏁堢巼銆�

鎳�(y墨ng)鐢�

XC17S30XLPDG8C 寤ｆ硾鎳�(y墨ng)鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆€銆€1. 宓屽叆寮忕郴绲�(t菕ng)锛氱敤浣滄牳蹇冭檿鐞嗗櫒鎴栧崝(xi茅)铏曠悊鍣�锛屽煼(zh铆)琛屽(sh铆)鏅傛帶鍒跺拰鏁�(sh霉)鎿�(j霉)铏曠悊浠诲嫏(w霉)銆�
銆€銆€2. 閫氫俊瑷�(sh猫)鍌欙細濡傜恫(w菐ng)绲�(lu貌)浜ゆ彌姗�(j墨)銆佽矾鐢卞櫒鍜岀劇绶氬熀绔欎腑鐨勫崝(xi茅)璀拌綁(zhu菐n)鎻涘拰淇¤櫉铏曠悊銆�
銆€銆€3. 宸ユキ(y猫)鑷嫊鍖栵細鍦ㄥ伐妤�(y猫)鎺у埗鍣ㄥ拰浜烘(j墨)鐣岄潰涓(sh铆)鐝�(xi脿n)閭忚集鎺у埗鍜屾帴鍙ｆ摯(ku貌)灞曘€�
銆€銆€4. 娑堣不(f猫i)闆诲瓙锛氫緥濡傝闋昏檿鐞�銆侀煶闋昏В纰肩瓑澶氬獟楂斿姛鑳界殑瀵�(sh铆)鐝�(xi脿n)銆�
銆€銆€5. 閱�(y墨)鐧傝ō(sh猫)鍌欙細鐢ㄤ簬閱�(y墨)鐧傛垚鍍�銆佷俊铏熼噰闆嗗拰鏁�(sh霉)鎿�(j霉)鍒嗘瀽绛夐棞(gu膩n)閸电挵(hu谩n)绡€(ji茅)銆�
銆€銆€6. 娓│鑸囨脯閲忥細妲�(g貌u)寤洪潏娲荤殑娓│骞宠嚭锛屾敮鎸佸绋俊铏熼鍨嬪拰鍗�(xi茅)璀版(bi膩o)婧�(zh菙n)銆�