鍨嬭櫉锛歑C2S15-5VQG100C
銆�銆�绯诲垪锛歋partan-II
銆�銆�鍒堕�犲晢锛歑ilinx
銆�銆�灏佽�濋�炲瀷锛歏QG100
銆�銆�閫熷害绛夌礆锛�-5
銆�銆�宸ヤ綔闆诲�擄��3.3V
銆�銆�I/O 闆诲�擄��3.3V
銆�銆�閰嶇疆妯″紡锛氬緸 SPI銆丅PI銆佸苟琛岀瓑
銆�銆�鍙�鐢ㄩ倧杓�鍠�鍏冿��15,000 绯荤当(t菕ng)闁�
銆�銆�鍏�(n猫i)宓� Block RAM锛�72Kb
銆�銆�涔樻硶鍣ㄦ暩(sh霉)閲忥細4
銆�銆�鏈�澶у伐浣滈牷鐜囷細绱� 230 MHz
銆�銆�闈滄厠(t脿i)闆绘祦锛氱磩 10 mA

XC2S15-5VQG100C 鎻愪緵楂樺害闈堟椿鐨勬灦妲�(g貌u)锛屽寘鎷�鍙�绶ㄧ▼閭忚集濉娿�佸祵鍏ュ紡瀛樺劜鍣ㄥ拰灏堢敤 DSP 妯″��銆傚畠鏀�鎸佸�氶仈(d谩) 64 鍊嬬敤鎴� I/O 寮曡叧锛岄仼鍚堜腑绛夊京(f霉)闆滃害鐨勮ō(sh猫)瑷堥渶姹�銆�
銆�銆�涓昏�佺壒榛炲�備笅锛�
銆�銆�- 楂樻�ц兘銆佷綆鎴愭湰鐨� FPGA 鏋舵��(g貌u)銆�
銆�銆�- 鏀�鎸佸�氱ó閰嶇疆鏂瑰紡锛屽�備富妯″��銆佸緸妯″紡鍜� JTAG 妯″紡銆�
銆�銆�- 鍏�(n猫i)缃�澶у�归噺 Block RAM 鍜屽皥鐢ㄤ箻娉曞櫒锛屾柟渚垮�︾��(xi脿n)鏁�(sh霉)鎿�(j霉)绶╂矕鍜屾暩(sh霉)瀛椾俊铏熻檿鐞�銆�
銆�銆�- 鍙�绶ㄧ▼鏅傞悩绠＄悊鍜屽叏灞�甯冪窔璩囨簮锛岀⒑淇濋棞(gu膩n)閸典俊铏熺殑蹇�閫熷偝杓�銆�
銆�銆�- 瀹屽杽鐨勯枊鐧�(f膩)宸ュ叿鏀�鎸�锛屼緥濡� ISE Design Suite 鎻愪緵瀹屾暣鐨� RTL 鍒版瘮鐗规祦鐢熸垚娴佺▼銆�
銆�銆�- 鎻愪緵鐔辨彃鎷斾繚璀峰姛鑳戒互澧炲挤绯荤当(t菕ng)鍙�闈犳�с��

瑭� FPGA 鍣ㄤ欢寤ｆ硾鎳�(y墨ng)鐢ㄤ簬宸ユキ(y猫)鎺у埗銆侀�氫俊瑷�(sh猫)鍌�銆佹秷璨婚浕瀛愬拰閱�(y墨)鐧傚剙鍣ㄧ瓑闋�(l菒ng)鍩熴�傚吀鍨嬬殑鎳�(y墨ng)鐢ㄥ牬鏅�鍖呮嫭锛�
銆�銆�- 鏁�(sh霉)瀛椾俊铏熻檿鐞� (DSP) 鎳�(y墨ng)鐢�锛屽�傛烤娉㈠櫒瀵︾��(xi脿n)鍜屽揩閫熷倕閲岃憠璁婃彌 (FFT)銆�
銆�銆�- 瑕栭牷鍜屽湒鍍忚檿鐞�锛岀敤浜庡�︽檪鍦栧儚鍒嗘瀽鎴栨牸寮忚��(zhu菐n)鎻�銆�
銆�銆�- 宸ユキ(y猫)鑷�鍕曞寲涓�鐨勫崝(xi茅)璀版�嬫帴鍜岄亱鍕曟帶鍒�銆�
銆�銆�- 鏁�(sh霉)鎿�(j霉)閫氫俊涓�鐨勮矾鐢卞拰浜ゆ彌鍔熻兘瀵︾��(xi脿n)銆�
銆�銆�- 閱�(y墨)鐧傛垚鍍忚ō(sh猫)鍌欎腑鐨勬暩(sh霉)鎿�(j霉)閲囬泦鑸囪檿鐞嗘ā濉�銆�
銆�銆�- 娓�瑭︽脯閲忚��(sh猫)鍌欎腑鐨勯珮閫熸暩(sh霉)鎿�(j霉)鎹曠嵅鍜屽垎鏋�銆�

XC2S15-6VQG100C
銆�銆�XC2S15-6TQ144C
銆�銆�XC2S15-6FG256C