鍣ㄤ欢椤炲瀷锛欶PGA
銆�銆�绯诲垪锛歋partan-II
銆�銆�閭忚集鍠�鍏冩��(sh霉)閲忥細15,000 CLBs (绱勭浉鐣�(d膩ng)浜� 150K ASIC gates)
銆�銆�閰嶇疆瀛樺劜(ch菙)鍣�锛�832 KB
銆�銆�鐢ㄦ埗 I/O 鏁�(sh霉)閲忥細312
銆�銆�DSP Slice锛氱劇(w煤)
銆�銆�鏈�澶у伐浣滈牷鐜囷細239 MHz
銆�銆�闆绘簮闆诲�擄��1.8V 鏍稿績锛�3.3V I/O
銆�銆�灏佽�濆舰寮忥細FGG456
銆�銆�閫熷害绛夌礆(j铆)锛�-6

XC2S150-6FGG456C 鎻愪緵楂樻晥鐨勯倧杓�瀵嗗害鍜岄潏娲荤�� I/O 鏀�鎸�锛岄仼鍚堜腑绛夎��(gu墨)妯＄殑鏁�(sh霉)瀛楃郴绲�(t菕ng)瑷�(sh猫)瑷�(j矛)銆�
銆�銆�1. 鍏�(n猫i)缃�璞愬瘜鐨勫��(n猫i)閮ㄥ�� RAM 鍜屽垎甯冨紡 RAM 璩囨簮锛屽彲鐢ㄤ簬鏁�(sh霉)鎿�(j霉)绶╂矕鍜� FIFO 瀵�(sh铆)鐝�(xi脿n)銆�
銆�銆�2. 鏀�鎸佸�氱ó閰嶇疆妯″紡锛屽寘鎷�涓诲�� SPI銆丅PI 鍜� Slave Parallel锛屼究浜庨仼鎳�(y墨ng)涓嶅悓鎳�(y墨ng)鐢ㄧ挵(hu谩n)澧�銆�
銆�銆�3. 鍏�(n猫i)閮ㄩ泦鎴愪簡灏堢敤鏅�(sh铆)閻樼�＄悊妯″�婏紙DCM锛�锛屾敮鎸佹檪(sh铆)閻樺垎闋汇�佸�嶉牷鍙婄浉绉诲姛鑳�銆�
銆�銆�4. 鎻愪緵澶氶仈(d谩) 312 鍊�(g猫)鐢ㄦ埗鍙�鐢ㄧ�� I/O 寮曡叧锛屽吋瀹瑰�氱ó妯�(bi膩o)婧�(zh菙n)闆诲钩鎺ュ彛锛堝�� LVCMOS銆丩VTTL锛�銆�
銆�銆�5. 鏀�鎸侀儴鍒嗛噸閰嶇疆鍔熻兘锛屽厑瑷卞��(d貌ng)鎱�(t脿i)瑾�(di脿o)鏁� FPGA 鐨勫眬閮ㄩ倧杓�銆�
銆�銆�6. 鍏�(n猫i)缃� JTAG 鎺ュ彛锛屾柟渚块��(j矛n)琛岃��(di脿o)瑭﹀拰鍦ㄧ窔鏇存柊鎿嶄綔銆�
銆�銆�7. 閲囩敤 0.18 寰�绫� CMOS 宸ヨ棟鍒堕��锛屽叿鍌欒壇濂界殑鎬ц兘鍔熻�楁瘮銆�

XC2S150-6FGG456C 鍦ㄨū澶氶牁(l菒ng)鍩熶腑閮芥湁寤ｆ硾鎳�(y墨ng)鐢�锛屼富瑕佸寘鎷�锛�
銆�銆�1. 鏁�(sh霉)鎿�(j霉)閫氫俊鑸囩恫(w菐ng)绲�(lu貌)瑷�(sh猫)鍌欎腑鐨勫崝(xi茅)璀拌綁(zhu菐n)鎻涖�佹祦閲忕�＄悊鍜屼俊铏�(h脿o)铏曠悊銆�
銆�銆�2. 瑕栭牷鍦栧儚铏曠悊锛屼緥濡傛牸寮忚綁(zhu菐n)鎻�銆佸垎杈ㄧ巼绺�鏀惧強鐗规晥鐢熸��銆�
銆�銆�3. 娑堣不(f猫i)椤為浕瀛愮敘(ch菐n)鍝侊紝濡傛��(j墨)闋傜洅銆丏VD 鎾�鏀惧櫒鍜屽�剁敤娓告埐姗�(j墨)銆�
銆�銆�4. 宸ユキ(y猫)鑷�鍕�(d貌ng)鍖栨帶鍒剁郴绲�(t菕ng)涓�鐨勬��(sh霉)鎿�(j霉)閲囬泦銆侀亱(y霉n)鍕�(d貌ng)鎺у埗鍜屽��(sh铆)鏅�(sh铆)铏曠悊銆�
銆�銆�5. 閱�(y墨)鐧傚剙鍣ㄤ腑鐨勪俊铏�(h脿o)鐩�(ji膩n)娓�(c猫)鍜屽湒鍍忛噸寤�銆�
銆�銆�6. 娓�(c猫)瑭︽脯(c猫)閲忚ō(sh猫)鍌欎腑鐨勯珮閫熸暩(sh霉)鎿�(j霉)閲囬泦鑸囧垎鏋愩��
銆�銆�7. 宓屽叆寮忚檿鐞嗗櫒绯荤当(t菕ng)鐨勫崝(xi茅)铏曠悊鍔犻�熸ā濉婅ō(sh猫)瑷�(j矛)銆�

XC2S150-5FGG456C
銆�銆�XC2S150-4FGG456C
銆�銆�XC2S150E-6FGG456C