鏅傞枔锛�2025/6/6 12:25:15
闁辫畝锛�9
XC2S50-5PQG208C 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Spartan-II 绯诲垪 FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁�闄ｅ垪锛夎姱鐗囦腑鐨勪竴鍊嬪瀷铏�銆傝┎绯诲垪鐨� FPGA 闈㈠悜涓瓑瀵嗗害鎳夌敤锛屾彁渚涗簡鑹ソ鐨勬�ц兘鍜岃純浣庣殑鎴愭湰銆俋C2S50-5PQG208C 鍏锋湁 50,000 鍊嬬郴绲�(t菕ng)闁�銆�47,520 鍊嬪彲鐢ㄩ倧杓柈鍏冧互鍙婅睈瀵岀殑鍏�(n猫i)閮ㄨ硣婧�锛岄仼鍚堢敤浜庨�氫俊銆佸伐妤�(y猫)鎺у埗銆佹秷璨婚浕瀛愬強宓屽叆寮忕郴绲�(t菕ng)绛夊绋牁鍩�銆�
銆�銆�姝よ姱鐗囬噰鐢� 208 寮曡叧 PQG 灏佽锛岄�熷害绛夌礆鐐� -5锛屽伐浣滄韩搴﹁寖鍦嶇偤鍟嗘キ(y猫)绱氾紙0掳C 鑷� 70掳C锛�銆�
鍨嬭櫉锛歑C2S50-5PQG208C
銆�銆�绯诲垪锛歋partan-II
銆�銆�FPGA 閭忚集鍠厓鏁�(sh霉)閲忥細47,520
銆�銆�绯荤当(t菕ng)闁�鏁�(sh霉)閲忥細50,000
銆�銆�閰嶇疆妯″紡锛歁aster Serial
銆�銆�I/O 鏁�(sh霉)閲忥細132
銆�銆�鏅傞悩绠＄悊妯″锛�1 鍊� DCM
銆�銆�RAM 璩囨簮锛�16KB Block RAM
銆�銆�涔樻硶鍣ㄦ暩(sh霉)閲忥細鐒�
銆�銆�灏佽褰㈠紡锛歅QG208
銆�銆�閫熷害绛夌礆锛�-5
銆�銆�宸ヤ綔闆诲锛氭牳蹇冮浕澹� 1.5V锛孖/O 闆诲 3.3V 鎴� 2.5V
銆�銆�宸ヤ綔婧害鑼冨湇锛�0掳C 鑷� 70掳C
XC2S50-5PQG208C 鎻愪緵浜嗛潏娲荤殑瑷▓鏋舵锛屾敮鎸佸绋京闆滅殑鏁�(sh霉)瀛椾俊铏熻檿鐞嗕换鍕欍�傚叾涓昏鐗规�у寘鎷細
銆�銆�1. 鍙法绋嬮倧杓祼(ji茅)妲嬶細鍩轰簬鏌ユ壘琛紙LUT锛夌殑 CLB锛圕onfigurable Logic Blocks锛�锛岃兘澶�?q奴)宕縁(xi脿n)浠绘剰绲勫悎閭忚集鍜岄爢搴忛倧杓姛鑳�銆�
銆�銆�2. 鍏�(n猫i)缃瓨鍎插櫒璩囨簮锛�16KB 鐨勫鐙� RAM锛屽彲鐢ㄤ簬鏁�(sh霉)鎿�(j霉)绶╂矕鎴栨煡鎵捐〃绛夊姛鑳�銆�
銆�銆�3. 灏堢敤鏅傞悩绠＄悊妯″锛氬収(n猫i)缃柈鍊� DCM锛堟暩(sh霉)瀛楁檪閻樼鐞嗗櫒锛夛紝鏀寔鍊嶉牷銆佸垎闋诲強鏅傞悩鐩镐綅瑾�(di脿o)鏁淬��
銆�銆�4. 澶氱ó I/O 妯欐簴鏀寔锛氬吋瀹� LVTTL銆丩VCMOS銆丳CI 绛夊绋浕骞虫婧�銆�
銆�銆�5. 鍦ㄧ窔閲嶉厤缃兘鍔涳細鍏佽ū鐢ㄦ埗閫氶亷 JTAG 鎺ュ彛鎴栦覆琛岄厤缃ā寮忓嫊鎱�(t脿i)鏇存柊 FPGA 鐨勮ō瑷堝収(n猫i)瀹�銆�
銆�銆�6. 楂樺害闆嗘垚锛氬皣澶ч噺閭忚集闆昏矾鍜屽鍦嶈硣婧愰泦鎴愬埌鍠竴鑺墖涓紝绨″寲浜� PCB 瑷▓骞舵笡灏戜簡鏁撮珨绯荤当(t菕ng)鐨勯珨绌嶈垏鍔熻��銆�
XC2S50-5PQG208C 涓昏鎳夌敤浜庝互涓嬮牁鍩燂細
銆�銆�1. 鏁�(sh霉)鎿�(j霉)閫氫俊锛氬缍�(w菐ng)绲′氦鎻涙銆佽矾鐢卞櫒涓殑鍖呰檿鐞嗘ā濉�銆�
銆�銆�2. 宸ユキ(y猫)鑷嫊鍖栵細鐢ㄤ簬瀵︽檪鎺у埗鍜屾暩(sh霉)鎿�(j霉)閲囬泦绯荤当(t菕ng)銆�
銆�銆�3. 娑堣不椤為浕瀛愮敘(ch菐n)鍝侊細濡傛暩(sh霉)瀛楅浕瑕�銆佹闋傜洅绛夎ō鍌欎腑鐨勮闋昏檿鐞嗛儴鍒嗐��
銆�銆�4. 宓屽叆寮忕郴绲�(t菕ng)闁嬬櫦(f膩)锛氫綔鐐哄井铏曠悊鍣ㄧ殑鍗�(xi茅)铏曠悊鍣ㄦ垨鑰呯洿鎺ユ寤哄畬鏁寸殑 SoPC 绯荤当(t菕ng)銆�
銆�銆�5. 娓│娓噺鍎�鍣細瀵︾従(xi脿n)鑷畾缇╁崝(xi茅)璀拌В鏋愬拰楂橀�熸暩(sh霉)鎿�(j霉)娴佸偝杓�銆�
XC2S50-5FG256C
銆�銆�XC2S50-5TQ144C
