XC3S400A-5FTG256C 鏅�(sh铆)闁擄細2022/10/26 14:06:01 闁辫畝锛�1198

鐢�(ch菐n)鍝佸瀷铏�(h脿o)XC3S400A-5FTG256C鎻忚堪IC FPGA 195 I/O 256FTBGA鍒嗛闆嗘垚闆昏矾(IC)锛屽祵鍏ュ紡FPGA(鐝�(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸闄ｅ垪)

姒傝堪

鐢�(ch菐n)鍝佸瀷铏�(h脿o)XC3S400A-5FTG256C鎻忚堪IC FPGA 195 I/O 256FTBGA鍒嗛闆嗘垚闆昏矾(IC)锛屽祵鍏ュ紡FPGA(鐝�(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸闄ｅ垪)鐢熺敘(ch菐n)寤犲Xilinx鍏徃绯诲垪Spartan?-3A閮ㄥ垎鐙€鎱�(t脿i)娲绘€ч浕澹�-闆绘簮1.14V~1.26V宸ヤ綔婧害0掳C~85掳C(TJ)鍖�/绠�256-LBGA渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏寘256-FTBGA(17x17)鍩虹(ch菙)閮ㄤ欢铏�(h脿o) XC3S400A

鐗规€�

楂樺垎杈ㄧ巼鐩哥Щ

閰嶇疆鍚嶤RC鏍￠(y脿n)

蹇€熼爯(y霉)娓�(c猫)閫�(j矛n)浣嶉倧杓�

璞愬瘜锛岄潏娲荤殑閭忚集璩囨簮

闋荤巼鍚堟垚锛屼箻娉�锛岄櫎娉�

鍒嗗堡SelectRAM 鍏�(n猫i)瀛樻灦妲�(g貌u)

楂樻晥鐨勫澶氳矾寰�(f霉)鐢ㄥ櫒锛屽閭忚集

鏆仠锛屼紤鐪犳ā寮忓彲闄嶄綆绯荤当(t菕ng)鍔熻€�

澶氶浕澹�锛屽妯�(bi膩o)婧�(zh菙n)SelectIO 鎺ュ彛寮曡叧

鏈€澶�502鍊�(g猫)I / O寮曡叧鎴�227鍊�(g猫)宸垎淇¤櫉(h脿o)灏�(du矛)

LVCMOS锛孡VTTL锛孒STL鍜孲STL鍠I/O

3.3V锛�2.5V锛�1.8V锛�1.5V鍜�1.2V淇¤櫉(h脿o)

鍙伕杓稿嚭椹�(q奴)鍕�(d貌ng)锛屾瘡鍊�(g猫)寮曡叧鏈€楂�24 mA

QUIETIO妯�(bi膩o)婧�(zh菙n)闄嶄綆浜咺 / O闁嬮棞(gu膩n)鍣伈

瀹屽叏3.3V卤10%鍏煎鎬у拰鐔辨彃鎷斿吋瀹规€�

姣忓€�(g猫)宸垎I / O鐨勬暩(sh霉)鎿�(j霉)鍌宠几閫熺巼鐐�640+ Mb/s

澧炲挤(qi谩ng)鐨勯洐鍊嶆暩(sh霉)鎿�(j霉)閫熺巼(DDR)鏀寔

闆欓噺绋媀CCAUX闆绘簮绨�(ji菐n)鍖栦簡鍍�3.3V瑷�(sh猫)瑷�(j矛)

DDR / DDR2 SDRAM鏀寔楂橀仈(d谩)400 Mb / s

瀹屽叏鍏煎32/64浣�锛�33/66MHzPCI 鎶€琛�(sh霉)鏀寔

澧炲挤(qi谩ng)鍨�18 x 18涔樻硶鍣紝甯跺彲閬告祦姘寸窔

IEEE 1149.1 / 1532 JTAG绶ㄧ▼/瑾�(di脿o)瑭︾鍙�

楂橀仈(d谩)176 Kbits鐨勯珮鏁堝垎甯冨紡RAM

鏈€澶氬叓鍊�(g猫)鏁�(sh霉)瀛楁檪(sh铆)閻樼鐞嗗櫒(DCM)

鏅�(sh铆)閻樺亸绉绘秷闄�(寤堕伈閹栧畾鐠�(hu谩n))

瀵牷鐜囪寖鍦�(5 MHz鑷�320 MHz浠ヤ笂)

绗﹀悎琛屾キ(y猫)妯�(bi膩o)婧�(zh菙n)鐨凱ROM鐨勯厤缃晫闈�

浣庢垚鏈�锛岀瘈(ji茅)鐪佺┖闁撶殑SPI涓茶Flash PROM

x8鎴杧8 / x16 BPI骞惰NOR Flash PROM

閲囩敤JTAG鐨勪綆鎴愭湰Xilinx 骞宠嚭(t谩i)闁冨瓨

鐢ㄤ簬瑷�(sh猫)瑷�(j矛)椹�(y脿n)璀夌殑鍞竴瑷�(sh猫)鍌橠NA妯�(bi膩o)璀�(sh铆)绗�

鍦‵PGA鎺у埗涓嬪姞杓夊鍊�(g猫)姣旂壒娴�

MicroBlaze 鍜孭icoBlaze 宓屽叆寮忚檿鐞嗗櫒

浣庢垚鏈琎FP鍜孊GA灏佽锛岀劇閴涢伕闋�(xi脿ng)

甯歌鐨勮冻璺℃敮鎸佺啊(ji菐n)鍠殑瀵嗗害閬风Щ

鑸囬伕瀹氱殑Spartan-3AN闈炴槗澶辨€PGA鍏煎

鍏煎鏇撮珮瀵嗗害鐨凷partan-3A DSP FPGA

楂橀仈(d谩)576 Kbits鐨勫揩閫熷RAM鍏锋湁瀛楃瘈(ji茅)瀵叆鍔熻兘锛屽彲鐢ㄤ簬铏曠悊鍣ㄦ噳(y墨ng)鐢�

妤典綆鎴愭湰锛岄珮鎬ц兘鐨勯倧杓В姹烘柟妗堬紝閬╃敤浜庡ぇ鎵归噺锛屾敞閲嶆垚鏈殑鎳�(y墨ng)鐢�

LVDS锛孯SDS锛宮ini-LVDS锛孒STL / SSTL宸垎I / O锛岄泦鎴愬樊鍒嗙祩绔浕闃�

瀵嗗害楂橀仈(d谩)25,344鍊�(g猫)閭忚集鍠厓锛屽寘鎷彲閬哥殑绉讳綅瀵勫瓨鍣ㄦ垨鍒嗗竷寮廟AM鏀寔

瀹屾暣鐨刋ilinxISE 鍜學ebPACK 闁嬬櫦(f膩)绯荤当(t菕ng)杌熶欢鏀寔浠ュ強Spartan-3A鍏ラ杸濂椾欢

8鍊�(g猫)浣庡亸绉诲叏灞€鏅�(sh铆)閻樼恫(w菐ng)绲�(lu貌)锛屾瘡鍗婂€�(g猫)鍣ㄤ欢澧炲姞8鍊�(g猫)鏅�(sh铆)閻�锛屼互鍙婅睈瀵岀殑浣庡亸绉昏矾鐢�

鍙冩暩(sh霉)

鍙法绋嬮倧杓鍨�	鐝�(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸闄ｅ垪
绗﹀悎REACH妯�(bi膩o)婧�(zh菙n)	鏄�
绗﹀悎姝愮洘RoHS妯�(bi膩o)婧�(zh菙n)	鏄�
鐙€鎱�(t脿i)	娲绘€�
鏅�(sh铆)閻橀牷鐜�-鏈€澶у€�	280.0 MHz
CLB-Max鐨勭祫鍚堝欢閬�	4.44 ns
JESD-30浠ｇ⒓	S-PBGA-B256
JESD-609浠ｇ⒓	E1
绺絉AM浣嶆暩(sh霉)	368640
CLB鏁�(sh霉)閲�	896.0
绛夋晥闁€鏁�(sh霉)	400000.0
杓稿叆鏁�(sh霉)閲�	195.0
閭忚集鍠厓鐨勬暩(sh霉)閲�	8064.0
杓稿嚭鏁�(sh霉)閲�	160.0
绲傜鏁�(sh霉)閲�	256
绲勭箶	896 CLBS锛�400000 GATES
宄板€煎洖娴佹韩搴�(鈩�)	260
闆绘簮	1.2,2.5 / 3.3
璩囨牸鐙€鎱�(t脿i)	涓嶅悎鏍�
鍧愬Э楂樺害-鏈€澶�	1.55姣背
瀛愰鍒�	鐝�(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸闄ｅ垪
闆绘簮闆诲	1.2 V
闆绘簮闆诲-鏈€灏忓€�	1.14 V
闆绘簮闆诲-鏈€澶у€�	1.26 V
瀹夎椤炲瀷	琛ㄩ潰璨艰
鎶€琛�(sh霉)	CMOS
绲傜瀹屾垚	閷�/閵€/閵�(Sn95.5Ag4.0Cu0.5)
绲傜琛ㄦ牸	鐞�
绲傜闁撹窛	1.0姣背
绲傜浣嶇疆	搴曢儴
鏅�(sh铆)闁揁宄板€煎洖娴佹韩搴�-鏈€澶у€�	涓夊崄
闀�(zh菐ng)搴�	17.0姣背
瀵害	17.0姣背
鍖呰楂旀潗鏂�	濉戞枡/鐠�(hu谩n)姘фü鑴�
鍖呰９浠ｇ⒓	LBGA
鍖呯瓑鍍�(ji脿)浠ｇ⒓	BGA256,16X16,40
鍖呰褰㈢媭	寤ｅ牬(ch菐ng)
鍖呰棰�(f膿ng)鏍�	缍�(w菐ng)鏍奸櫍鍒�锛屼綆瑾�(di脿o)
鍒堕€犲晢鍖呰瑾槑	鐒￠墰锛孎(xi脿n)PTBGA-256