绯诲垪锛歏irtex-5
銆�銆�鍨嬭櫉锛歑C5VLX110-1FF1760I
銆�銆�灏佽�濓細FFG1760
銆�銆�閫熷害绛夌礆锛�-1
銆�銆�閰嶇疆闁冨瓨锛氫笉鍏�(n猫i)缃�
銆�銆�閭忚集鍠�鍏冩��(sh霉)閲忥細绱� 11 钀�鍊�
銆�銆�RAM 璩囨簮锛氱磩 8.3Mb
銆�銆�DSP Slice 鏁�(sh霉)閲忥細240鍊�
銆�銆�宸ヤ綔婧�搴﹁寖鍦嶏細宸ユ��(y猫)绱氾紙-40掳C 鑷� +85掳C锛�
銆�銆�I/O 閵�琛屾暩(sh霉)閲忥細54鍊�
銆�銆�鏈�澶х敤鎴� I/O 寮曡叧鏁�(sh霉)锛�986鍊�
銆�銆�鏀�鎸佺殑閰嶇疆妯″紡锛歋lave Serial, Slave Parallel, Master SelectMAP

XC5VLX110-1FF1760I 鎻愪緵浜嗛珮搴﹂潏娲荤殑鏋舵��(g貌u)瑷�(sh猫)瑷�锛屽寘鎷�澶ц��(gu墨)妯＄殑閭忚集璩囨簮鍜屽劒(y艒u)鍖栫殑 DSP 铏曠悊妯″�婏紝浣垮叾鑳藉�犻仼鎳�(y墨ng)寰為�氫俊绯荤当(t菕ng)鍒伴珮绔�鍦栧儚铏曠悊鐨勫悇绋�鎳�(y墨ng)鐢ㄥ牬鏅�銆�
銆�銆�FPGA 鐨勫収(n猫i)閮ㄧ祼(ji茅)妲�(g貌u)鍖呮嫭澶ч噺鐨� CLB锛圕onfigurable Logic Block锛夛紝閫欎簺妯″�婂彲浠ョ敤渚嗗�︾従(xi脿n)寰�(f霉)闆滅殑绲勫悎閭忚集鎴栨檪搴忛倧杓�闆昏��銆�
銆�銆�姝ゅ��锛岃┎鍣ㄤ欢閭勯泦鎴愪簡澶у�归噺鐨� Block RAM 鍜屽垎甯冨紡 RAM锛岀偤鏁�(sh霉)鎿�(j霉)绶╁瓨鍜岃嚚鏅傚瓨鍎叉彁渚涗簡瑙ｆ焙鏂规��銆�
銆�銆�鍦ㄦ暩(sh霉)瀛椾俊铏熻檿鐞嗘柟闈�锛孹C5VLX110 鍖呭惈澶氬�� DSP48A1 Slice锛屾瘡鍊� Slice 閮借兘閫茶�� 18x18 鐨勪箻娉曠疮鍔犻亱绠�锛屾サ澶у湴鎻愬崌浜� FPGA 鍦ㄦ暩(sh霉)瀛�(xu茅)瑷堢畻鏂归潰鐨勬�ц兘銆�
銆�銆�Virtex-5 绯诲垪閭勬敮鎸佸�氶�熺巼 GTP 鏀剁櫦(f膩)鍣�锛屾渶楂樺彲浠ラ仈鍒� 6.5Gb/s 鐨勬暩(sh霉)鎿�(j霉)鍌宠几閫熺巼锛岄潪甯搁仼鍚堢敤浜庡厜绾栭�氫俊鍜屽叾浠栭珮閫熸噳(y墨ng)鐢ㄩ牁(l菒ng)鍩熴��
銆�銆�鐐轰簡婊胯冻涓嶅悓瑷�(sh猫)瑷堥渶姹�锛孹ilinx 鎻愪緵浜� Vivado 鍜� ISE 绛夐枊鐧�(f膩)宸ュ叿锛屽厑瑷卞伐绋嬪斧閫氶亷鍦栧舰鍖栫晫闈㈡垨 HDL 浠ｇ⒓渚嗗畬鎴� XC5VLX110 鐨勮ō(sh猫)瑷堣垏椹楄瓑娴佺▼銆�

XC5VLX110-1FF1760I 寤ｆ硾鎳�(y墨ng)鐢ㄤ簬闇�瑕侀珮甯跺��銆侀珮瑷堢畻鑳藉姏鍜屼綆寤堕伈鐨勫牬鍚�銆�
銆�銆�鍏稿瀷鐨勬噳(y墨ng)鐢ㄩ牁(l菒ng)鍩熷寘鎷�锛�
銆�銆�- 楂樼��閫氫俊瑷�(sh猫)鍌欙紝渚嬪�傜劇绶氬熀绔�銆佽矾鐢卞櫒鍜屼氦鎻涙�熶腑鐨勫��(xi茅)璀拌檿鐞嗗強娴侀噺绠＄悊銆�
銆�銆�- 楂橀�熸暩(sh霉)鎿�(j霉)閲囬泦鑸囦俊铏熻檿鐞嗙郴绲�(t菕ng)锛屽�傞浄閬旀帴鏀舵��銆佽��(w猫i)鏄熷湴闈㈢珯绛�銆�
銆�銆�- 鍦栧儚鑸囪�栭牷铏曠悊骞宠��锛屾秹鍙婇啱(y墨)鐧傛垚鍍忋�佸伐妤�(y猫)鑷�鍕曞寲瑕栬�烘�㈡脯浠ュ強寤ｆ挱闆昏�栭牁(l菒ng)鍩熺殑瀵︽檪绶ㄧ⒓瑙ｇ⒓銆�
銆�銆�- 宓屽叆寮忚▓绠楀钩鑷猴紝鐢ㄤ綔瀹氬埗铏曠悊鍣ㄤ互鍔犻�熺壒瀹氫换鍕�(w霉)鍩�(zh铆)琛�銆�
銆�銆�- 绉戝��(xu茅)鐮旂┒鍎�鍣�锛屼緥濡傜矑瀛愮墿鐞嗗�﹂�椾腑鐨勪簨浠惰Ц鐧�(f膩)鍜屾暩(sh霉)鎿�(j霉)鍒嗘瀽纭�浠�銆�

XC5VLX110T-1FF1760I
銆�銆�XC5VLX110-2FF1760I
銆�銆�XC5VLX110T-2FF1760I