XC5VLX155-3FFG1153I 鏅傞枔锛�2025/5/8 0:05:47 闁辫畝锛�28

XC5VLX155-3FFG1153I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Virtex-5 绯诲垪 FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁€闄ｅ垪锛変腑鐨勪竴鍊嬪瀷铏熴€傝┎绯诲垪鑺墖涓昏闈㈠悜楂樻€ц兘瑷�(j矛)绠�銆侀€氫俊绯荤当(t菕ng)銆佹暩(sh霉)瀛椾俊铏熻檿鐞嗗拰宓屽叆寮忔噳(y墨ng)鐢ㄧ瓑闋�(l菒ng)鍩�銆�
銆€銆€閫欐 FPGA 鍩轰簬 65nm 宸ヨ棟鍒堕€�锛屽叿鏈夐珮閭忚集瀵嗗害銆侀珮閫熶覆琛岄€ｆ帴鑳藉姏浠ュ強璞愬瘜鐨� DSP 璩囨簮銆傚叾鏋舵(g貌u)瑷�(sh猫)瑷�(j矛)鑳藉婊胯冻寰�(f霉)闆滅郴绲�(t菕ng)鐨勯泦鎴愰渶姹�锛屽苟鎻愪緵闈堟椿鐨勭‖浠堕厤缃兘鍔�銆�

鍙冩暩(sh霉)

鍣ㄤ欢绯诲垪锛歏irtex-5
銆€銆€鍨嬭櫉锛歑C5VLX155
銆€銆€灏佽椤炲瀷锛欶FG1153
銆€銆€閫熷害绛夌礆锛�-3
銆€銆€閰嶇疆闁冨瓨锛氫笉鍏�(n猫i)缃�
銆€銆€閭忚集鍠厓鏁�(sh霉)閲忥細绱� 155K
銆€銆€RAM 瀹归噺锛�24 Mb
銆€銆€DSP Slice 鏁�(sh霉)閲忥細960
銆€銆€I/O 鏁�(sh霉)閲忥細768
銆€銆€鏈€澶у伐浣滈牷鐜囷細550 MHz
銆€銆€宸ヨ棟绡€(ji茅)榛�(di菐n)锛�65 nm
銆€銆€渚涢浕闆诲锛�1.0 V 鏍稿績闆诲锛�1.5 V I/O 闆诲

鐗规€�

XC5VLX155-3FFG1153I 鎻愪緵浜嗗绋厛閫�(j矛n)鐨勫姛鑳界壒鎬т互閬╂噳(y墨ng)涓嶅悓鎳�(y墨ng)鐢ㄥ牬鏅殑闇€姹傘€�
銆€銆€1. 楂樻€ц兘鏋舵(g貌u)锛氭敮鎸侀珮閬�(d谩) 550 MHz 鐨勬檪閻橀牷鐜�锛岄仼鐢ㄤ簬闇€瑕侀珮閫熸暩(sh霉)鎿�(j霉)铏曠悊鐨勪换鍕�(w霉)銆�
銆€銆€2. 寮�(qi谩ng)澶х殑 DSP 鑳藉姏锛氶厤鍌欎簡 960 鍊� DSP Slice锛屽彲浠ラ珮鏁堝(sh铆)鐝�(xi脿n)寰�(f霉)闆滅殑鏁�(sh霉)瀛�(xu茅)閬�(y霉n)绠楀拰婵炬尝绠楁硶銆�
銆€銆€3. 澶ц(gu墨)妯￠倧杓硣婧愶細鍏峰倷绱� 155K 鍊嬮倧杓柈鍏�锛岄仼鍚堟(g貌u)寤哄ぇ瑕�(gu墨)妯℃暩(sh霉)瀛楅浕璺€�
銆€銆€4. 鍏�(n猫i)缃 RAM锛氭彁渚� 24 Mb 鐨勫瓨鍎插閲�锛岀敤浜庣珐瀛樻垨鏁�(sh霉)鎿�(j霉)绶╂矕銆�
銆€銆€5. 鏀寔澶氬崝(xi茅)璀版敹鐧�(f膩)鍣細闆嗘垚浜嗛珮閫熶覆琛屾敹鐧�(f膩)鍣�锛屽偝杓搁€熺巼鍙仈(d谩) 6.5 Gbps锛屽吋瀹瑰绋帴鍙ｆ(bi膩o)婧�(zh菙n)濡� PCIe銆乆AUI 鍜� CPRI銆�
銆€銆€6. 鍙摯(ku貌)灞曟€э細閫氶亷璞愬瘜鐨� I/O 鎺ュ彛鑸囧叾浠栧瑷�(sh猫)鐒＄斧閫ｆ帴銆�
銆€銆€7. 鍔熻€楀劒(y艒u)鍖栵細閲囩敤鍕曟厠(t脿i)鍔熻€楃鐞嗘妧琛�(sh霉)闄嶄綆鏁撮珨鑳借€�銆�

鎳�(y墨ng)鐢�

XC5VLX155-3FFG1153I 寤ｆ硾鎳�(y墨ng)鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆€銆€1. 閫氫俊鍩虹(ch菙)瑷�(sh猫)鏂斤細鍖呮嫭鐒＄窔鍩虹珯銆佽矾鐢卞櫒鍜屼氦鎻涙(j墨)绛夎ō(sh猫)鍌欎腑鐨勪俊铏熻檿鐞嗚垏鏁�(sh霉)鎿�(j霉)杞�(zhu菐n)鐧�(f膩)銆�
銆€銆€2. 鍦栧儚铏曠悊锛氱敤浜庨啱(y墨)鐧傛垚鍍�銆佸伐妤�(y猫)瑕栬鍙婅闋荤法纰艰В纰肩瓑浠诲嫏(w霉)銆�
銆€銆€3. 楂橀€熸暩(sh霉)鎿�(j霉)閲囬泦锛氫緥濡傞浄閬�(d谩)绯荤当(t菕ng)鍜屾脯瑭︽脯閲忓剙鍣ㄣ€�
銆€銆€4. 宓屽叆寮忚▓(j矛)绠楀钩鑷猴細鐐鸿粛浜�銆佽埅绌鸿埅澶╃瓑琛屾キ(y猫)鎻愪緵鍙潬鐨勮В姹烘柟妗�銆�
銆€銆€5. 姗�(j墨)鍣ㄥ(xu茅)缈�(x铆)鎺ㄧ悊鍔犻€燂細鍒╃敤 FPGA 鐨勫苟琛岃檿鐞嗚兘鍔涙彁鍗囨繁搴﹀(xu茅)缈�(x铆)妯″瀷鐨勯亱(y霉n)琛屾晥鐜�銆�