XC5VLX220T-1FFG1738I 鏅傞枔锛�2022/10/20 13:49:09 闁辫畝锛�886

鐢�(ch菐n)鍝佸瀷铏�	XC5VLX220T-1FFG1738I
鎻忚堪	IC FPGA 680杓稿叆/杓稿嚭1738FCBGA
鍒嗛	闆嗘垚闆昏矾(IC)锛屽祵鍏ュ紡-FPGA(鐝�(xi脿n)鍫村彲绶ㄧ▼闁€闄ｅ垪)

姒傝堪

鐢�(ch菐n)鍝佸瀷铏�	XC5VLX220T-1FFG1738I
鎻忚堪	IC FPGA 680杓稿叆/杓稿嚭1738FCBGA
鍒嗛	闆嗘垚闆昏矾(IC)锛屽祵鍏ュ紡-FPGA(鐝�(xi脿n)鍫村彲绶ㄧ▼闁€闄ｅ垪)
鍒堕€犲晢	Xilinx鍏徃
绯诲垪	Virtex?-5LXT
鎵撳寘	鎵樼洡
闆朵欢鐙€鎱�(t脿i)	娲绘€�
闆诲-闆绘簮	0.95V1.05V
宸ヤ綔婧害	-40掳C100掳C(TJ)
鍖呰/绠�	1738-BBGA锛孎(xi脿n)CBGA
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏寘瑁�	1738-FCBGA(42.5x42.5)
鍩烘湰闆朵欢铏�	XC5VLX220

鐗规€�

浜斿€嬪钩鑷篖X锛孡XT锛孲XT锛孴XT鍜孎XT

Virtex-5LX锛氶珮鎬ц兘閫氱敤閭忚集鎳�(y墨ng)鐢�

Virtex-5LXT锛氬叿鏈夐珮绱氫覆琛岄€ｆ帴鐨勯珮鎬ц兘閭忚集

Virtex-5SXT锛氬叿鏈夐珮绱氫覆琛岄€ｆ帴鐨勯珮鎬ц兘淇¤櫉铏曠悊鎳�(y墨ng)鐢�

Virtex-5TXT锛氬叿鏈夐洐瀵嗗害楂樼礆涓茶閫ｆ帴鐨勯珮鎬ц兘绯荤当(t菕ng)

Virtex-5FXT锛氬叿鏈夐珮绱氫覆琛岄€ｆ帴鐨勯珮鎬ц兘宓屽叆寮忕郴绲�(t菕ng)

璺ㄥ钩鑷哄吋瀹规€�

LXT锛孲XT鍜孎XT鍣ㄤ欢浣跨敤鍙(di脿o)绌�(w臎n)澹撳櫒鍦ㄥ悓涓€灏佽涓殑鍗犱綅闈㈢⿳鍏煎

鏈€鍏堥€�(j矛n)锛岄珮鎬ц兘锛屾渶浣冲埄鐢ㄧ殑FPGA鏋舵(g貌u)

鐪熸鐨�6杓稿叆鏌ユ壘琛�(LUT)鎶€琛�(sh霉)

闆�5-LUT閬搁爡

鏀归€�(j矛n)鐨勬笡灏戣簫榛炶矾鐢�

64浣嶅垎甯冨紡RAM閬搁爡

SRL32/DualSRL16閬搁爡

寮�(qi谩ng)澶х殑鏅傞悩绠＄悊纾佽布(CMT)鏅傞悩

鏁�(sh霉)瀛楁檪閻樼鐞嗗櫒(DCM)妯″鐢ㄤ簬闆跺欢閬茬珐娌�锛岄牷鐜囧悎鎴愬拰鏅傞悩鐩哥Щ

PLL妯″锛岀敤浜庤几鍏ユ姈鍕曟烤娉�锛岄浂寤堕伈绶╂矕锛岄牷鐜囧悎鎴愬拰鐩镐綅鍖归厤鏅傞悩鍒嗛牷

36Kb濉奟AM/FIFO

鐪熸鐨勯洐绔彛RAM濉�

澧炲挤(qi谩ng)鐨勫彲閬稿彲绶ㄧ▼FIFO閭忚集

鍙法绋嬬殑

鐪熸鐨勯洐绔彛瀵害楂橀仈(d谩)x36

绨″柈鐨勯洐绔彛瀵害楂橀仈(d谩)x72

鍏�(n猫i)缃彲閬哥殑绯鹃尟闆昏矾

(鍙伕)灏囨瘡鍊嬪绶ㄧ▼鐐哄叐鍊嬬崹(d煤)绔嬬殑18-Kbit濉�

楂樻€ц兘骞惰SelectIO鎶€琛�(sh霉)

1.2鑷�3.3VI/O鎿嶄綔

浣跨敤ChipSync鎶€琛�(sh霉)鐨勬簮鍚屾鎺ュ彛

鏁�(sh霉)鎺ч樆鎶�(DCI)鏈夋簮绲傜

闈堟椿鐨勭窗(x矛)绮掑害I/O閵€琛屾キ(y猫)鍕�(w霉)

楂橀€熷収(n猫i)瀛樻帴鍙ｆ敮鎸�

鍏堥€�(j矛n)鐨凞SP48ESlice

25x18锛屼簩閫�(j矛n)鍒惰(b菙)纰�锛屼箻娉�

鍙伕鐨勫姞娉曞櫒锛屾笡娉曞櫒鍜岀疮鍔犲櫒

鍙伕娴佹按绶�

鍙伕鐨勬寜浣嶉倧杓姛鑳�

灏堢敤绱氳伅(li谩n)閫ｆ帴

闈堟椿鐨勯厤缃伕闋�

SPI鍜屽苟琛孎LASH鎺ュ彛

澶氭瘮鐗规祦鏀寔锛屽付鏈夊皥鐢ㄧ殑鍚庡倷閲嶆柊閰嶇疆閭忚集

鑷嫊绺界窔瀵害妾㈡脯鍔熻兘

鎵€鏈夎ō(sh猫)鍌欎笂鐨勭郴绲�(t菕ng)鐩�(ji膩n)瑕栧姛鑳�

鐗囦笂/鐗囧鐔辩洠(ji膩n)鎺�

鐗囧収(n猫i)/鐗囧闆绘簮鐩�(ji膩n)鎺�

JTAG瑷晱鎵€鏈夌洠(ji膩n)鎺ф暩(sh霉)閲�

鐢ㄤ簬PCIExpress瑷�(sh猫)瑷堢殑闆嗘垚绔粸妯″

LXT锛孲XT锛孴XT鍜孎XT骞宠嚭

绗﹀悎PCIExpress鍩烘湰瑕�(gu墨)鑼�1.1

姣忓€嬪x1锛寈4鎴杧8閫氶亾鏀寔

鑸嘡ocketIO?鏀剁櫦(f膩)鍣ㄩ厤鍚堜娇鐢�

涓夋ā10/100/1000Mb/s浠ュお缍�(w菐ng)MAC

LXT锛孲XT锛孴XT鍜孎XT骞宠嚭

RocketIO鏀剁櫦(f膩)鍣ㄥ彲浠ョ敤浣淧HY鎴栦娇鐢ㄨū澶氳粺MII(濯掗珨鐛�(d煤)绔嬫帴鍙�)閬搁爡閫ｆ帴鍒板閮≒HY

RocketIOGTP鏀剁櫦(f膩)鍣�100Mb/s鑷�3.75Gb/s

LXT鍜孲XT骞宠嚭

RocketIOGTX鏀剁櫦(f膩)鍣�150Mb/s鑷�6.5Gb/s

TXT鍜孎XT骞宠嚭

PowerPC440寰檿鐞嗗櫒

鍍匜XT骞宠嚭

RISC鏋舵(g貌u)

7绱氭祦姘寸窔

鍖呮嫭32KB鐨勬寚浠ゅ拰鏁�(sh霉)鎿�(j霉)绶╁瓨

鍎�(y艒u)鍖栫殑铏曠悊鍣ㄦ帴鍙ｇ祼(ji茅)妲�(g貌u)(浜ゅ弶闁嬮棞(gu膩n))

65绱嶇背閵匔MOS宸ヨ棟鎶€琛�(sh霉)

1.0V鏍稿績闆诲

楂樹俊铏熷畬鏁存€у€掕鑺墖灏佽锛屾彁渚涙(bi膩o)婧�(zh菙n)鎴栫劇閴涘皝瑁濋伕闋�

鍙冩暩(sh霉)

鍒堕€犲晢鍖呰瑾槑	42.50 X 42.50 MM锛岀劇閴�锛孎(xi脿n)BGA-1738
绗﹀悎REACH	鏄�
绗﹀悎姝愮洘RoHS	鏄�
鐙€鎱�(t脿i)	娲绘€�
鍙法绋嬮倧杓鍨�	鐝�(xi脿n)鍫村彲绶ㄧ▼闁€闄ｅ垪
鏈€澶ф檪閻橀牷鐜�	1098.0鍏嗚但
JESD-30浠ｇ⒓	S-PBGA-B1738
JESD-609浠ｇ⒓	e1
绺絉AM浣�	7815168
CLB鏁�(sh霉)閲�	17280.0
杓稿叆鏁�(sh霉)閲�	680.0
閭忚集鍠厓鏁�(sh霉)	221184.0
杓稿嚭鏁�(sh霉)閲�	680.0
绔瓙鏁�(sh霉)	1738
闆绘簮	1,2.5
闆绘簮闆诲妯�(bi膩o)绋�	1.0浼�
鏈€灏忎緵闆婚浕澹�	0.95浼�
鏈€澶ч浕婧愰浕澹�	1.05浼�
宄板€煎洖娴佹韩搴�(鈩�)	245
鍖呰涓婚珨鏉愭枡	濉戞枡/鐠�(hu谩n)姘фü鑴�
鍖呰浠ｇ⒓	BGA
鍖呰绛夋晥浠ｇ⒓	BGA1738,42X42,40
鍖呰褰㈢媭	鍥涙柟褰�
鍖呰褰㈠紡	缍�(w菐ng)鏍奸櫍鍒�
搴ч珮	3.5姣背
瀛愰鍒�	鐝�(xi脿n)鍫村彲绶ㄧ▼闁€闄ｅ垪
瀹夎椤炲瀷	琛ㄩ潰璨艰
鎶€琛�(sh霉)	CMOS
绲傜瀹屾垚	閷�/閵€/閵�(Sn95.5Ag4.0Cu0.5)
绲傜琛ㄦ牸	鐞�
绔瓙闁撹窛	1.0姣背
绲傜浣嶇疆	搴曢儴
鏅傞枔@宄板€煎洖娴佹韩搴�-鏈€澶�(绉�)	30
闀峰害	42.5姣背
瀵害	42.5姣背