鍨嬭櫉(h脿o)锛歑C6SLX100T-3FG900C
銆�銆�灏佽�濓細FG900锛�900寮曡叧锛�
銆�銆�閫熷害绛夌礆(j铆)锛�-3
銆�銆�閭忚集鍠�鍏冩��(sh霉)锛氱磩 100,000 鍊�(g猫)
銆�銆�閰嶇疆闁冨瓨濉婏細鐒�(w煤)鍏�(n猫i)缃�閰嶇疆闁冨��
銆�銆�瀛樺劜(ch菙)鍣ㄨ硣婧愶細576 KB Block RAM
銆�銆�DSP Slice 鏁�(sh霉)閲忥細240 鍊�(g猫)
銆�銆�I/O 閵�琛屾暩(sh霉)閲忥細18 鍊�(g猫)
銆�銆�鏈�澶у伐浣滈牷鐜囷細楂橀仈(d谩) 500 MHz
銆�銆�渚涢浕闆诲�擄細鏍稿績闆诲�� 1.2V锛孖/O 闆诲�� 1.8V/2.5V/3.3V
銆�銆�婧�搴﹁寖鍦嶏細鍟嗘��(y猫)绱�(j铆)锛�0掳C 鑷� 85掳C锛�

XC6SLX100T-3FG900C 鐨勪富瑕佺壒鎬у寘鎷�锛�
銆�銆�1. 鎻愪緵楂樻晥鐨勫彲绶ㄧ▼閭忚集璩囨簮锛岄仼鐢ㄤ簬寰�(f霉)闆滅畻娉曞��(sh铆)鐝�(xi脿n)銆�
銆�銆�2. 鍏�(n猫i)缃� DSP Slice锛岃兘澶犻’钁楁彁鍗囨暩(sh霉)瀛椾俊铏�(h脿o)铏曠悊鑳藉姏銆�
銆�銆�3. 鏀�鎸佸�氱ó楂橀�熸帴鍙ｅ崝(xi茅)璀�锛屼緥濡� PCI Express銆佸崈鍏嗕互澶�缍�(w菐ng)绛�銆�
銆�銆�4. 闆嗘垚浜� Block RAM 鍜屽垎甯冨紡 RAM锛屾柟渚垮��(sh铆)鐝�(xi脿n)鏁�(sh霉)鎿�(j霉)绶╁瓨鍜� FIFO 鍔熻兘銆�
銆�銆�5. 鎻愪緵闈堟椿鐨勬檪(sh铆)閻樼�＄悊宸ュ叿锛圕lock Management Tile锛�锛岀敤浜庣敓鎴愬拰鍒嗛厤澶氬��(g猫)鏅�(sh铆)閻樹俊铏�(h脿o)銆�
銆�銆�6. 鏀�鎸侀儴鍒嗛噸閰嶇疆鍔熻��锛屽厑瑷卞湪閬�(y霉n)琛屾檪(sh铆)鍕�(d貌ng)鎱�(t脿i)鏇存柊 FPGA 鐨勯倧杓�閰嶇疆銆�
銆�銆�7. 浣跨敤 Xilinx ISE Design Suite 閫�(j矛n)琛岄枊(k膩i)鐧�(f膩)锛屾彁渚涘畬鏁寸殑宸ュ叿閺堟敮鎸佽ō(sh猫)瑷�(j矛)銆佷豢鐪熷拰椹�(y脿n)璀�銆�

瑭茶姱鐗囬仼鍚堢殑鎳�(y墨ng)鐢ㄩ牁(l菒ng)鍩熷寘鎷�锛�
銆�銆�1. 宸ユキ(y猫)鑷�鍕�(d貌ng)鍖栬ō(sh猫)鍌欎腑鐨勬帶鍒舵ā濉�銆�
銆�銆�2. 宓屽叆寮忕郴绲�(t菕ng)鐨勫湒鍍忚檿鐞嗗拰瑷�(j矛)绠楁��(j墨)瑕栬��(ju茅)浠诲嫏(w霉)銆�
銆�銆�3. 鏁�(sh霉)鎿�(j霉)閫氫俊闋�(l菒ng)鍩熺殑缍�(w菐ng)绲�(lu貌)浜ゆ彌姗�(j墨)鍜岃矾鐢卞櫒銆�
銆�銆�4. 閱�(y墨)鐧傝ō(sh猫)鍌欎腑鐨勪俊铏�(h脿o)閲囬泦鑸囪檿鐞嗗柈鍏�銆�
銆�銆�5. 娑堣不(f猫i)椤�(l猫i)闆诲瓙鐢�(ch菐n)鍝佺殑瑕栭牷绶ㄨВ纰煎拰鍦栧舰娓叉煋銆�
銆�銆�6. 娓�(c猫)瑭︽脯(c猫)閲�?j墨)x鍣ㄤ腑鐨勬暩(sh霉)鎿�(j霉)閲囬泦鍗″拰淇¤櫉(h脿o)鐧�(f膩)鐢熷櫒銆�
銆�銆�7. 姹借粖(ch膿)闆诲瓙涓�鐨勫偝鎰熷櫒铻嶅悎鍜岄�曢�涜紨鍔╃郴绲�(t菕ng)銆�

XC6SLX95T-3FGG484C
銆�銆�XC6SLX75T-3FGG676C
銆�銆�XC6SLX45T-3FTG256C