XC6SLX150-2FG484I 鏅�(sh铆)闁擄細2025/5/9 19:00:12 闁辫畝锛�24

XC6SLX150-2FG484I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Spartan-6 绯诲垪 FPGA 涓殑涓€娆�銆係partan-6 FPGA 闈㈠悜涓鎳�(y墨ng)鐢紝鍏锋湁楂樻€ц兘銆佷綆鎴愭湰鐨勭壒榛�(di菐n)锛岄仼鍚堝伐妤�(y猫)鎺у埗銆侀€氫俊绯荤当(t菕ng)銆佹秷璨�(f猫i)闆诲瓙绛夊绋噳(y墨ng)鐢ㄥ牬鏅�銆俋C6SLX150 灞簬瑭茬郴鍒楃殑楂樺瘑搴﹀瀷铏�锛屾彁渚涜睈瀵岀殑閭忚集璩囨簮鍜� I/O 鍔熻兘锛屾敮鎸佸绋厤缃伕闋�(xi脿ng)鍜屽瑷�(sh猫)鎺ュ彛銆�
銆€銆€閫欐 FPGA 鍏�(n猫i)閮ㄥ寘鍚彲绶ㄧ▼閭忚集鍠厓銆佸祵鍏ュ紡濉� RAM銆丏SP Slice 鍜屽叾浠栧皥鐢ㄥ姛鑳芥ā濉婏紝鑳藉闈堟椿瀵�(sh铆)鐝�(xi脿n)鍚勭ó鏁�(sh霉)瀛楅浕璺ō(sh猫)瑷�(j矛)銆�

鍙冩暩(sh霉)

鍣ㄤ欢椤炲瀷锛欶PGA
銆€銆€绯诲垪锛歋partan-6
銆€銆€鍨嬭櫉锛歑C6SLX150
銆€銆€灏佽锛欶G484
銆€銆€閫熷害绛夌礆锛�-2
銆€銆€閭忚集鍠厓鏁�(sh霉)閲忥細绱� 150,000
銆€銆€Block RAM 瀹归噺锛�1392 Kb
銆€銆€DSP Slice 鏁�(sh霉)閲忥細176
銆€銆€I/O 寮曡叧鏁�(sh霉)锛�336
銆€銆€閰嶇疆妯″紡锛歁aster/Slave SelectMAP銆丅oundary Scan銆丣TAG
銆€銆€宸ヤ綔闆诲锛�1.2V 鏍稿績闆诲锛�1.5V 鎴� 1.8V I/O 闆诲
銆€銆€婧害鑼冨湇锛氬晢妤�(y猫)绱氾紙0掳C 鑷� 85掳C锛�

鐗规€�

XC6SLX150-2FG484I 鎻愪緵浜嗗挤(qi谩ng)澶х殑閭忚集璩囨簮鍜岄潏娲绘€�锛岄仼鐢ㄤ簬寰�(f霉)闆滄暩(sh霉)瀛楃郴绲�(t菕ng)鐨勯枊鐧�(f膩)銆�
銆€銆€1. 楂樻€ц兘鏋舵(g貌u)锛氬熀浜� 45nm 宸ヨ棟鍒堕€�锛屾彁渚涗簡杓冮珮鐨勯亱(y霉n)琛岄牷鐜囧拰浣庡姛鑰楄〃鐝�(xi脿n)銆�
銆€銆€2. 宓屽叆寮忓瓨鍎插櫒锛氶泦鎴愪簡澶ч噺鐨� Block RAM 璩囨簮锛屾敮鎸侀珮鏁堢殑瀛樺劜鍜屾暩(sh霉)鎿�(j霉)铏曠悊浠诲嫏(w霉)銆�
銆€銆€3. DSP 鏀寔锛氭瘡鍊�(g猫) DSP Slice 鍖呭惈涔樻硶鍣ㄥ拰绱姞鍣�锛岄潪甯搁仼鍚堜俊铏熻檿鐞嗙畻娉曠殑瀵�(sh铆)鐝�(xi脿n)銆�
銆€銆€4. 鍙摯(ku貌)灞曟€э細鏀寔澶氭涓嶅悓灏佽鍜岄€熷害绛夌礆鐨勮畩楂�锛屼究浜庢牴鎿�(j霉)瀵�(sh铆)闅涢渶姹傞伕鎿囧悎閬╃殑鐗堟湰銆�
銆€銆€5. 閰嶇疆鏂瑰紡澶氭ǎ锛氭敮鎸佸绋厤缃ā寮�锛屽寘鎷€氶亷澶栭儴闁冨瓨鎴栦富姗�(j墨)鎺у埗鍣ㄥ姞杓変綅娴併€�
銆€銆€6. 璞愬瘜鐨� I/O 鎺ュ彛锛氬叿鍌欓潏娲荤殑 I/O 閵€琛岀祼(ji茅)妲�(g貌u)锛屾敮鎸佸绋(bi膩o)婧�(zh菙n)鍗�(xi茅)璀板拰闆诲鍏煎鎬�銆�
銆€銆€7. 宓屽叆寮忓姛鑳斤細鍏�(n猫i)缃� DCI锛圖igital Clock Manager锛夌敤浜庢檪(sh铆)閻樼鐞�锛屼互鍙� PCIe 绛夌‖鏍� IP 妯″鍙伕銆�

鎳�(y墨ng)鐢�

XC6SLX150-2FG484I 寤ｆ硾鎳�(y墨ng)鐢ㄤ簬闇€瑕侀珮鎬ц兘閭忚集閬�(y霉n)绠楀拰淇¤櫉铏曠悊鐨勯牁(l菒ng)鍩�銆�
銆€銆€1. 宸ユキ(y猫)鑷嫊鍖栵細濡傚(sh铆)鏅�(sh铆)鎺у埗绯荤当(t菕ng)銆佹(j墨)鍣ㄤ汉鎺у埗鍠厓绛夈€�
銆€銆€2. 閫氫俊瑷�(sh猫)鍌欙細鍖呮嫭缍�(w菐ng)绲�(lu貌)浜ゆ彌姗�(j墨)銆佽矾鐢卞櫒銆佺劇绶氬熀绔欎腑鐨勪俊铏熻檿鐞嗛儴鍒�銆�
銆€銆€3. 娑堣不(f猫i)椤為浕瀛愮敘(ch菐n)鍝侊細渚嬪楂樻竻瑕栭牷绶ㄨВ纰煎櫒銆佸湒褰㈠姞閫熷崱銆�
銆€銆€4. 閱�(y墨)鐧傚剙鍣細濡傝秴鑱叉尝鎴愬儚鍎€銆佹偅鑰呯洠(ji膩n)璀�(h霉)瑷�(sh猫)鍌欍€�
銆€銆€5. 姹借粖闆诲瓙锛欰DAS 杓斿姪椐曢绯荤当(t菕ng)銆佽粖杓変俊鎭妯傜郴绲�(t菕ng)銆�
銆€銆€6. 娓│娓噺锛氱ず娉㈠櫒銆佷俊铏熺櫦(f膩)鐢熷櫒绛夌簿瀵嗘脯瑭﹁ō(sh猫)鍌欑殑鏍稿績绲勪欢銆�
銆€銆€姝ゅ锛岃┎ FPGA 閭勫彲鐢ㄤ簬鑸┖鑸ぉ銆佸湅闃插畨鍏ㄧ瓑鐗规畩琛屾キ(y猫)锛屾豢瓒冲皪鍙潬鎬у拰瑷�(j矛)绠楄兘鍔涚殑瑕佹眰銆�