鏅傞枔锛�2025/4/28 16:48:49
闁辫畝锛�34
XC6SLX150-L1FG676I 鏄� Xilinx锛堣辰闈堟�濓級鍏徃鎺ㄥ嚭鐨� Spartan-6 绯诲垪 FPGA 鑺墖涓殑涓�鍊嬪瀷铏�銆係partan-6 绯诲垪灞簬涓 FPGA锛屽皥鐐轰綆鎴愭湰銆佷綆鍔熻�楁噳鐢ㄨō瑷�锛屽唬娉涙噳鐢ㄤ簬閫氫俊銆佸伐妤�(y猫)鎺у埗銆佹秷璨婚浕瀛愪互鍙婇啱(y墨)鐧傝ō鍌欑瓑闋樺煙銆�
銆�銆�Spartan-6 FPGA 鎻愪緵浜嗚睈瀵岀殑閭忚集璩囨簮銆佸祵鍏ュ紡瀛樺劜鍣ㄥ銆丏SP Slice 鍜屽叾浠栧瑷帴鍙ｆ敮鎸�銆俋C6SLX150 鏄┎绯诲垪涓�ц兘杓冮珮鐨勫瀷铏熶箣涓�锛屽叿鏈夎純澶х殑閭忚集瀹归噺鍜岃睈瀵岀殑 I/O 璩囨簮銆�
鍣ㄤ欢鍨嬭櫉锛歑C6SLX150
銆�銆�灏佽褰㈠紡锛欶G676
銆�銆�閫熷害绛夌礆锛歀1
銆�銆�閰嶇疆闁冨瓨锛氱劇鍏ч儴闁冨瓨锛岄渶澶栭儴閰嶇疆 PROM
銆�銆�閭忚集鍠厓鏁�(sh霉)锛氱磩 150,000
銆�銆�Block RAM锛氱磩 2880 KB
銆�銆�DSP Slice 鏁�(sh霉)閲忥細360
銆�銆�I/O 寮曡叧鏁�(sh霉)閲忥細鏈�澶� 496
銆�銆�宸ヤ綔闆诲锛氭牳蹇冮浕澹� 1.2V锛孖/O 闆诲 1.8V/2.5V/3.3V
銆�銆�宸ヤ綔婧害鑼冨湇锛氬晢妤�(y猫)绱氾紙0掳C 鑷� 85掳C锛�锛屽伐妤�(y猫)绱氾紙-40掳C 鑷� 100掳C锛�
XC6SLX150-L1FG676I 鐨勪富瑕佺壒鎬у寘鎷細
銆�銆�1. 鍩轰簬 45nm 宸ヨ棟鎶�琛撳埗閫�锛屽叿鍌欏嚭鑹茬殑鍔熻�楁�ц兘姣�銆�
銆�銆�2. 闆嗘垚浜嗗彲绶ㄧ▼閭忚集濉婏紙CLB锛�銆佸垎甯冨紡 RAM銆丅lock RAM 鍜� DSP Slice锛岃兘澶犲鐝�(xi脿n)寰╅洔鐨勬暩(sh霉)瀛椾俊铏熻檿鐞嗗姛鑳�銆�
銆�銆�3. 鏀寔澶氱ó纭牳妯″锛屽 SelectIO 鎶�琛�銆丏DR3 鏀寔銆丟igabit Transceivers 绛夛紝澧炲挤浜嗗叾鍦ㄩ珮閫熸暩(sh霉)鎿�(j霉)鍌宠几涓殑鑳藉姏銆�
銆�銆�4. 鎻愪緵闈堟椿鐨勬檪閻樼鐞嗗姛鑳�锛屽収缃� PLL 鍜� DCM 妯″銆�
銆�銆�5. 鍏ч儴璩囨簮璞愬瘜锛岄仼鍚堜腑澶у瀷瑷▓闇�姹傦紝鍚屾檪淇濇寔杓冧綆鐨勬垚鏈�銆�
銆�銆�6. 鏀寔澶氱ó閰嶇疆妯″紡锛屽寘鎷緸涓茶 Flash 鎴栦富铏曠悊鍣ㄥ姞杓夐厤缃暩(sh霉)鎿�(j霉)銆�
銆�銆�7. 鎻愪緵寮峰ぇ鐨勮瑭︽敮鎸�锛屽 ChipScope Pro 闆嗘垚閭忚集鍒嗘瀽宸ュ叿锛屾柟渚跨敤鎴堕�茶瑷▓椹楄瓑鑸囪瑭︺��
XC6SLX150-L1FG676I 鍙唬娉涙噳鐢ㄤ簬浠ヤ笅闋樺煙锛�
銆�銆�1. 鏁�(sh霉)鎿�(j霉)閫氫俊鍜岀恫(w菐ng)绲¤ō鍌�锛屽璺敱鍣ㄣ�佷氦鎻涙銆佺恫(w菐ng)闂滅瓑銆�
銆�銆�2. 宸ユキ(y猫)鑷嫊鍖栫郴绲�(t菕ng)锛屽寘鎷亱鍕曟帶鍒�銆佸湒鍍忚檿鐞嗗拰鍌虫劅鍣ㄦ暩(sh霉)鎿�(j霉)閲囬泦銆�
銆�銆�3. 閱�(y墨)鐧傝ō鍌�锛屼緥濡傝秴鑱叉尝瑷倷銆丆T 鎺冩弿鍎�鍜屽叾浠栭渶瑕佸京闆滅畻娉曡檿鐞嗙殑閱�(y墨)鐧傚剙鍣�銆�
銆�銆�4. 瑕栭牷鍜屽湒鍍忚檿鐞�锛岀敤浜庡鏅傝闋荤法纰�銆佽В纰煎強鍦栧舰娓叉煋銆�
銆�銆�5. 娑堣不椤為浕瀛愮敘(ch菐n)鍝侊紝濡傞珮娓呴浕瑕�銆佹父鎴叉鍜屽濯掗珨鎾斁鍣�銆�
銆�銆�6. 娓│娓噺瑷倷锛屽绀烘尝鍣�銆佷俊铏熺櫦(f膩)鐢熷櫒绛夈��
銆�銆�7. 宓屽叆寮忕郴绲�(t菕ng)闁嬬櫦(f膩)骞宠嚭锛屼綔鐐轰富鎺ц姱鐗囨垨鍗�(xi茅)铏曠悊鍣ㄤ娇鐢�銆�
XC6SLX150T-2FGG676C
銆�銆�XC6SLX150-2CSG324C
銆�銆�XC6SLX150-2FTG256I
