鏅傞枔锛�2025/5/9 14:16:01
闁辫畝锛�25
XC6SLX150-N3FG900C鏄疿ilinx鍏徃鎺ㄥ嚭鐨凷partan-6绯诲垪FPGA鑺墖涓殑涓�鍊嬪瀷铏熴�傝┎绯诲垪鍣ㄤ欢鍩轰簬45nm宸ヨ棟鎶�琛�锛屽叿鏈夐珮鎬ц兘銆佷綆鍔熻�楃殑鐗归粸锛岄仼鐢ㄤ簬涓鎳夌敤闋樺煙銆�
銆�銆�Spartan-6 FPGA閲囩敤浜嗕竴绋壍(chu脿ng)鏂扮殑鏋舵(g貌u)瑷▓锛屾敮鎸侀潏娲荤殑閭忚集濉婇厤缃拰璞愬瘜鐨勫祵鍏ュ紡鍔熻兘妯″锛岃兘澶犳豢瓒冲緸娑堣不闆诲瓙鍒板伐妤�(y猫)鎺у埗绛夊绋噳鐢ㄥ牬鏅殑闇�姹�銆傛鍏烽珨鍨嬭櫉鍏峰倷杓冨ぇ鐨勯倧杓硣婧愬閲忎互鍙婇珮閫熶覆琛屾敹鐧�(f膩)鍣ㄥ姛鑳姐��
鍨嬭櫉锛歑C6SLX150
銆�銆�绯诲垪锛歋partan-6
銆�銆�灏佽锛欶G900
銆�銆�閫熷害绛夌礆锛�-N3
銆�銆�閭忚集鍠厓鏁�(sh霉)閲忥細150,576鍊婼lice
銆�銆�RAM璩囨簮锛�2718Kb鍒嗗竷寮廟AM锛�1840Kb濉奟AM
銆�銆�DSP Slice鏁�(sh霉)閲忥細360鍊�
銆�銆�閰嶇疆妯″紡锛歋lave Serial, Master SPI, Boundary Scan
銆�銆�宸ヤ綔闆诲锛欳ore 1.2V锛孖/O 1.2V/1.5V/1.8V/2.5V/3.3V
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C鑷�+100掳C
銆�銆�I/O寮曡叧鏁�(sh霉)锛�844
XC6SLX150-N3FG900C閲囩敤浜嗛洐鍊嶉�熺巼鐨凚RAM锛圔lock RAM锛夊拰鍒嗗竷寮廟AM绲�(ji茅)妲�(g貌u)锛屾彁渚涗簡楂樻晥鐨勫瓨鍎茶В姹烘柟妗堛��
銆�銆�鍏跺収(n猫i)閮ㄩ泦鎴愪簡澶氬�婦SP48A1 Slice锛屽彲鍔犻�熶箻娉曠疮鍔犵瓑閬嬬畻浠诲嫏銆�
銆�銆�姝ゅ锛岃┎鑺墖閭勬敮鎸丳CI Express Endpoint纭牳妯″锛屼究浜庡鐝�(xi脿n)楂橀�熸暩(sh霉)鎿�(j霉)鍌宠几銆�
銆�銆�鍦ㄥ姛鑰楃鐞嗘柟闈�锛岄�氶亷Power-on Reset鑸囧鍗�(q奴)鍩熸檪閻樼鐞嗙瓑姗熷埗锛屽彲浠ユ湁鏁堥檷浣庣郴绲�(t菕ng)閬嬭鍔熻�椼��
銆�銆�FPGA鏋舵(g貌u)涓殑ClariPhy鎶�琛撻�蹭竴姝ユ彁鍗囦簡淇¤櫉瀹屾暣鎬ц〃鐝�(xi脿n)锛屽苟涓斿劒(y艒u)鍖栦簡鏅傚簭鏀舵杺閬庣▼銆�
銆�銆�灏嶄簬闁嬬櫦(f膩)浜哄摗鑰岃█锛岄厤鍚圛SE Design Suite宸ュ叿閺堜娇鐢紝鍙互鏂逛究鍦伴�茶瑷▓杓稿叆銆佺稖鍚�銆佸竷灞�甯冪窔鍙婃檪搴忛璀夌瓑涓�绯诲垪鎿嶄綔銆�
瑭叉FPGA閬╁悎鐢ㄤ簬閫氫俊鍩虹瑷柦寤鸿ō涓殑灏忓瀷鍩虹珯瑷倷銆佺恫(w菐ng)绲℃帴鍙ｅ崱瑷▓銆�
銆�銆�鍦ㄨ闋昏檿鐞嗛牁鍩�锛屽彲鐢ㄤ簬鍦栧儚閲囬泦鍗�銆侀珮娓呯法纰艰В纰煎櫒銆�
銆�銆�鍚屾檪锛屽畠涔熷唬娉涙噳鐢ㄤ簬閱�(y墨)鐧傛垚鍍忓剙鍣ㄣ�佸伐妤�(y猫)鑷嫊鍖栨帶鍒跺櫒鍙婃苯杌婇椐涘摗杓斿姪绯荤当(t菕ng)鐨勭爺鐧�(f膩)銆�
銆�銆�鍙﹀锛岀敱浜庡叾鑹ソ鐨勬�у児姣�锛屽湪鏁欒偛绉戠爺骞宠嚭鎼缓鏂归潰涔熸湁涓�瀹氱殑甯傚牬鍗犳湁鐜�銆�
XC6SLX150T-3FGG676C
銆�銆�XC6SLX150-3FTG256C
