XC6SLX16-2CSG225I 鏅傞枔锛�2025/5/14 17:04:22 闁辫畝锛�25

XC6SLX16-2CSG225I鏄疿ilinx鍏徃鎺ㄥ嚭鐨凷partan-6绯诲垪FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁€闄ｅ垪锛夌殑涓€绋瀷铏�銆傝┎鍣ㄤ欢閲囩敤40nm宸ヨ棟鍒堕€�锛屽叿鏈夐珮鎬у児姣斿拰浣庡姛鑰楃殑鐗归粸锛岄仼鐢ㄤ簬鍚勭ó宓屽叆寮忚檿鐞�銆侀€氫俊銆佹秷璨婚浕瀛愪互鍙婂伐妤�(y猫)鎺у埗绛夋噳(y墨ng)鐢ㄩ牁(l菒ng)鍩�銆�
銆€銆€閫欐FPGA闆嗘垚浜嗚睈瀵岀殑閭忚集璩囨簮銆佹暩(sh霉)瀛椾俊铏熻檿鐞嗭紙DSP锛夊柈鍏冧互鍙婂瓨鍎插櫒妯″锛屽悓鏅傛敮鎸佸绋珮閫熸帴鍙ｆ婧�銆傛澶�锛屽畠閭勬彁渚涗簡闈堟椿鐨勬檪閻樼鐞嗗姛鑳戒互鍙婂収(n猫i)缃殑闆绘簮鐩�(ji膩n)娓垏绠＄悊鐗规€с€�

鍙冩暩(sh霉)

鍨嬭櫉锛歑C6SLX16
銆€銆€绯诲垪锛歋partan-6
銆€銆€灏佽锛欳SG225
銆€銆€閫熷害绛夌礆锛�-2
銆€銆€閭忚集鍠厓鏁�(sh霉)閲忥細16,230鍊�
銆€銆€DSP Slice鏁�(sh霉)閲忥細80鍊�
銆€銆€Block RAM澶�?銆�?86Kb
銆€銆€閰嶇疆妯″紡锛歋lave Serial (SPI)
銆€銆€I/O Bank闆诲鑼冨湇锛�1.2V鑷�3.3V
銆€銆€鏍稿績闆诲锛�1.2V

鐗规€�

XC6SLX16-2CSG225I鍏峰倷浠ヤ笅涓昏鐗规€э細
銆€銆€1. 楂樻€ц兘閭忚集绲�(ji茅)妲�(g貌u)锛氬熀浜�6杓稿叆鏌ユ壘琛紙LUT-6锛夌殑閭忚集鍠厓锛岃兘澶犳彁渚涙洿楂樼殑鎬ц兘鍜屾洿浣庣殑鍔熻€�銆�
銆€銆€2. 璞愬瘜鐨勫祵鍏ュ紡濉婅硣婧愶細鍖呮嫭DSP Slice鐢ㄤ簬楂樻€ц兘瑷堢畻浠诲嫏(w霉)锛屼互鍙婂ぇ瀹归噺鐨勫垎甯冨紡RAM鍜孊lock RAM锛屾豢瓒虫暩(sh霉)鎿�(j霉)绶╂矕闇€姹�銆�
銆€銆€3. 闈堟椿鐨処/O鏀寔锛氭敮鎸佸绋婧朓/O鍗�(xi茅)璀�锛屽苟涓旀瘡鍊婤ank鍙崹绔嬮厤缃伐浣滈浕澹撱€�
銆€銆€4. 鍏�(n猫i)缃檪閻樼鐞嗭細闆嗘垚Differential Clock Manager (DCM) 鍜� Phase-Locked Loop (PLL)锛屽彲浠ョ敓鎴愬拰瑾�(di脿o)绡€(ji茅)鍏�(n猫i)閮ㄦ檪閻樹俊铏熴€�
銆€銆€5. 瀹夊叏鎬ц垏鍙潬鎬э細鏀寔AES鍔犲瘑閰嶇疆浣嶆祦浠ュ強CRC鏍￠绛夊姛鑳�锛岀⒑淇濊ō(sh猫)瑷堢殑瀹夊叏鎬у拰绌�(w臎n)瀹氭€с€�
銆€銆€6. 浣庡姛鑰楁灦妲�(g貌u)锛氶€氶亷PowerFine鎶€琛�(sh霉)鍕曟厠(t脿i)瑾�(di脿o)鏁村伐浣滈牷鐜囦互鍎�(y艒u)鍖栨暣楂斿姛鑰楄〃鐝�(xi脿n)銆�

鎳�(y墨ng)鐢�

XC6SLX16-2CSG225I鍥犲叾鍑鸿壊鐨勬€ц兘鍜岄潏娲绘€�锛岃寤ｆ硾鎳�(y墨ng)鐢ㄤ簬澶氬€嬭妤�(y猫)闋�(l菒ng)鍩燂細
銆€銆€1. 宸ユキ(y猫)鑷嫊鍖栵細瀵︽檪鎺у埗銆侀亱鍕曟帶鍒躲€佹鍣ㄤ汉瑕栬绯荤当(t菕ng)銆�
銆€銆€2. 娑堣不闆诲瓙鐢�(ch菐n)鍝侊細楂樻竻瑕栭牷铏曠悊銆侀煶闋昏В纰艰垏鍚堟垚銆�
銆€銆€3. 閫氫俊瑷�(sh猫)鍌欙細鍩哄付铏曠悊銆佸崝(xi茅)璀拌綁(zhu菐n)鎻�銆佷俊铏熻(di脿o)鐞�銆�
銆€銆€4. 閱�(y墨)鐧傚剙鍣細鍦栧儚閲囬泦鑸囧垎鏋�銆佸偝鎰熷櫒鏁�(sh霉)鎿�(j霉)铻嶅悎銆�
銆€銆€5. 宓屽叆寮忕郴绲�(t菕ng)闁嬬櫦(f膩)锛氫綔鐐轰富铏曠悊鍣ㄧ殑鍗�(xi茅)铏曠悊鍣ㄦ垨姗嬫帴鎺у埗鍣�銆�