XC6SLX16-N3FTG256I 鏅�(sh铆)闁擄細2025/4/28 16:46:00 闁辫畝锛�28

XC6SLX16-N3FTG256I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Spartan-6 绯诲垪 FPGA 鑺墖涓殑涓€鍊�(g猫)鍨嬭櫉(h脿o)銆傝┎绯诲垪鑺墖灏堢偤浣庢垚鏈�銆佷綆鍔熻€楃殑鎳�(y墨ng)鐢ㄥ牬鏅ō(sh猫)瑷�(j矛)锛屽唬娉涙噳(y墨ng)鐢ㄤ簬宸ユキ(y猫)鎺у埗銆侀€氫俊瑷�(sh猫)鍌�銆佹秷璨�(f猫i)闆诲瓙鍜岄啱(y墨)鐧傝ō(sh猫)鍌欑瓑闋�(l菒ng)鍩�銆�
銆€銆€Spartan-6 FPGA 鍩轰簬鎴愮啛鐨� 45nm 宸ヨ棟鍒堕€�锛屾彁渚涜睈瀵岀殑閭忚集璩囨簮鍜� I/O 鍙厤缃€�锛屽悓鏅�(sh铆)鏀寔澶氱ó纭牳 IP 妯″锛堝 DSP 鍜� Block RAM锛�锛屼娇鍏舵垚鐐洪珮鎬ц兘鑸囩稉(j墨ng)婵�(j矛)鎬х殑鐞嗘兂閬告搰銆�

鍙冩暩(sh霉)

鍨嬭櫉(h脿o)锛歑C6SLX16-N3FTG256I
銆€銆€绯诲垪锛歋partan-6
銆€銆€宸ヨ棟绡€(ji茅)榛�(di菐n)锛�45nm
銆€銆€閭忚集鍠厓鏁�(sh霉)閲忥細16960
銆€銆€DSP Slice 鏁�(sh霉)閲忥細80
銆€銆€Block RAM 瀹归噺锛�474Kb
銆€銆€I/O 寮曡叧鏁�(sh霉)锛�202
銆€銆€灏佽椤炲瀷锛欶G256 (鏂瑰舰鏌垫牸闄ｅ垪)
銆€銆€宸ヤ綔闆诲锛�1.2V 鏍稿績闆诲锛�1.5V 鎴� 1.8V I/O 闆诲
銆€銆€閰嶇疆妯″紡锛氬緸 Slave Serial (S)銆丮aster SelectMAP (M) 绛夊绋柟寮�
銆€銆€鏅�(sh铆)閻樼鐞嗚硣婧愶細1 鍊�(g猫) PLL锛�1 鍊�(g猫) DCM

鐗规€�

XC6SLX16-N3FTG256I 鎻愪緵浜嗛珮搴﹂潏娲荤殑鍙法绋嬮倧杓祼(ji茅)妲�(g貌u)锛屽厑瑷遍枊鐧�(f膩)鑰呮牴鎿�(j霉)闇€姹傚畾鍒堕浕璺姛鑳姐€�
銆€銆€1. 楂樻€ц兘鏋舵(g貌u)锛氬熀浜庡叐浠ｅ劒(y艒u)鍖栧悗鐨� ASIC 鏋舵(g貌u)鏀归€�(j矛n)鑰屾垚锛岄’钁楁彁鍗囦簡鎬ц兘骞堕檷浣庝簡鍔熻€�銆�
銆€銆€2. 鍏�(n猫i)宓岀‖浠舵ā濉婏細鍖呭惈灏堥杸鐢ㄤ簬涔樻硶绱姞閬�(y霉n)绠楃殑 DSP48A1 Slice锛岄仼鍚堟暩(sh霉)瀛椾俊铏�(h脿o)铏曠悊浠诲嫏(w霉)銆�
銆€銆€3. 澶у閲忓瓨鍎�(ch菙)璩囨簮锛�474Kb 鐨勫垎甯冨紡 Block RAM锛屾豢瓒冲京(f霉)闆滄暩(sh霉)鎿�(j霉)绶╂矕闇€姹�銆�
銆€銆€4. 楂橀€熶覆琛岄€ｆ帴鑳藉姏锛氭敮鎸侀珮閬�(d谩) 3.125Gbps 鐨� GTP 鏀剁櫦(f膩)鍣紙鍦ㄦ洿楂樼鍨嬭櫉(h脿o)涓彲鐢級銆�
銆€銆€5. 璞愬瘜澶栬ō(sh猫)鎺ュ彛锛氶€氶亷闈堟椿鐨� I/O Bank 閰嶇疆瀵�(sh铆)鐝�(xi脿n)灏嶅绋(bi膩o)婧�(zh菙n)鍗�(xi茅)璀扮殑鏀寔锛屼緥濡� PCIe銆乁SB銆佷互澶恫(w菐ng)绛夈€�
銆€銆€6. 鏄撶敤闁嬬櫦(f膩)鐠�(hu谩n)澧冿細閰嶅悎 Xilinx ISE Design Suite 宸ュ叿閺�锛岀啊鍖栬ō(sh猫)瑷�(j矛)娴佺▼骞跺姞閫熺敘(ch菐n)鍝佷笂甯傛檪(sh铆)闁撱€�

鎳�(y墨ng)鐢�

XC6SLX16-N3FTG256I 鍦ㄥ鍊�(g猫)闋�(l菒ng)鍩熷叿鏈夊唬娉涙噳(y墨ng)鐢ㄦ經鍔涳細
銆€銆€1. 宸ユキ(y猫)鑷嫊(d貌ng)鍖栵細鐢ㄤ簬閬�(y霉n)鍕�(d貌ng)鎺у埗鍣�銆丳LC 鍜岄仩(yu菐n)绋嬬洠(ji膩n)鎺х郴绲�(t菕ng)銆�
銆€銆€2. 閫氫俊鍩虹(ch菙)瑷�(sh猫)鏂斤細閬╃敤浜庡皬鍨嬪熀绔�銆佽矾鐢卞櫒浠ュ強浜ゆ彌>3. 娑堣不(f猫i)椤為浕瀛愮敘(ch菐n)鍝侊細娓告埐姗�(j墨)鍦栧舰鍔犻€�銆侀珮娓呰闋荤法瑙ｇ⒓鍙婃祦濯掗珨鎾斁鍣ㄣ€�
銆€銆€4. 閱�(y墨)鐧傛垚鍍忥細瓒呰伈娉㈠剙鍣�銆丆T 鎺冩弿鍎€鐨勬暩(sh霉)鎿�(j霉)閲囬泦鑸囧湒鍍忛噸寤�銆�
銆€銆€5. 姹借粖闆诲瓙锛欰DAS 杓斿姪椐曢绯荤当(t菕ng)鐨勫偝鎰熷櫒铻嶅悎绠楁硶瀵�(sh铆)鐝�(xi脿n)銆�
銆€銆€6. 鏁欒偛绉戠爺骞宠嚭(t谩i)锛氫綔鐐烘暀瀛�(xu茅)婕旂ず鏉跨殑鏍稿績鍣ㄤ欢锛屽公鍔╁(xu茅)鐢熺悊瑙ｇ従(xi脿n)浠ｆ暩(sh霉)瀛楅浕璺ō(sh猫)瑷�(j矛)鍘熺悊銆�