鏅傞枔锛�2025/5/15 15:23:00
闁辫畝锛�22
XC6SLX25-3FGG484C 鏄� Xilinx 鍏徃 Spartan-6 绯诲垪 FPGA 涓殑涓�娆惧櫒浠躲�係partan-6 FPGA 闈㈠悜浣庢垚鏈�銆侀珮鎬у児姣旂殑鎳夌敤鍫存櫙锛屾彁渚涗簡璞愬瘜鐨勯倧杓硣婧�銆佸RAM銆丏SP Slice鍜孖/O鎺ュ彛銆傝┎鍨嬭櫉閲囩敤484寮曡叧鐨凢GG锛團ine-Pitch Grid Array锛夊皝瑁濓紝閫熷害绛夌礆鐐� -3锛岄仼鐢ㄤ簬閫氫俊銆佸伐妤�(y猫)鎺у埗銆佹秷璨婚浕瀛愪互鍙婂湒鍍忚檿鐞嗙瓑闋樺煙銆�
鍨嬭櫉锛歑C6SLX25-3FGG484C
銆�銆�绯诲垪锛歋partan-6
銆�銆�鍝佺墝锛歑ilinx
銆�銆�閭忚集鍠厓鏁�(sh霉)閲忥細19200
銆�銆�閰嶇疆闁冨瓨锛氱劇鍏�(n猫i)缃厤缃杻瀛�
銆�銆�瀛樺劜鍣ㄥぇ灏忥細288 KB Block RAM
銆�銆�DSP Slice 鏁�(sh霉)閲忥細40
銆�銆�I/O 寮曡叧鏁�(sh霉)锛�334
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
銆�銆�灏佽椤炲瀷锛欶GG484
銆�銆�閫熷害绛夌礆锛�-3
XC6SLX25-3FGG484C 鎻愪緵浜嗗绋棞閸电壒鎬�锛屼娇鍏堕潪甯搁仼鍚堝祵鍏ュ紡鎳夌敤銆傚叾鏍稿績鏋舵鍩轰簬鍏╃祫涓嶅悓椤炲瀷鐨凷lice閭忚集鍠厓锛圕LB锛�锛屽寘鎷彲绶ㄧ▼閭忚集鍜屽皥鐢ㄧ‖鏍告ā濉�銆係lice Logic 鍖呭惈 Look-Up Tables (LUTs) 鍜岃Ц鐧�(f膩)鍣�锛岀敤浜庡鐝�(xi脿n)寰╅洔鐨勭祫鍚堝拰鏅傚簭閭忚集鍔熻兘銆�
銆�銆�Spartan-6 FPGA 鐨勫彟涓�鍊嬮噸瑕佺壒榛炴槸鍏堕泦鎴愮殑 Block RAM 鍜� DSP Slice 璩囨簮銆侭lock RAM 鍙敤浣� FIFO銆侀洐绔彛RAM鎴栫Щ浣嶅瘎瀛樺櫒绛夌祼(ji茅)妲�锛岃�� DSP Slice 鏀寔楂樻晥涔樻硶绱姞閬嬬畻锛岄仼鍚堟暩(sh霉)瀛椾俊铏熻檿鐞嗕换鍕欍��
銆�銆�姝ゅ锛岃┎鍣ㄤ欢鏀寔澶氱ó閰嶇疆妯″紡锛屼緥濡傚緸澶栭儴涓茶闁冨瓨鍟熷嫊锛屽苟鍙�氶亷 SelectMAP銆丮aster SPI 鎴� Slave Serial 绛夋柟寮忓姞杓夋瘮鐗规祦銆傚叾 -3 閫熷害绛夌礆纰轰繚浜嗛珮鎬ц兘鎿嶄綔锛岀壒鍒ユ槸鍦ㄥ皪鏅傚簭瑕佹眰鍤存牸鐨勫牬鏅腑琛ㄧ従(xi脿n)鍎�(y艒u)鐣�銆�
銆�銆�瑭茶姱鐗囬倓鍏峰倷浣庡姛鑰楃殑鐗归粸锛岀祼(ji茅)鍚� Power-on Reset 鍜� Clock Management Tile (CMT) 绛夌壒鎬�锛岄�蹭竴姝ュ劒(y艒u)鍖栦簡绯荤当(t菕ng)瑷▓鐨勯潏娲绘�у拰绌�(w臎n)瀹氭��銆�
XC6SLX25-3FGG484C 寤ｆ硾鎳夌敤浜庡鍊嬮牁鍩熴�傚湪閫氫俊闋樺煙锛屽畠鍙互鐢ㄤ締瀵︾従(xi脿n)鏁�(sh霉)鎿�(j霉)鍖呰檿鐞�銆佸崝(xi茅)璀拌綁(zhu菐n)鎻涘拰淇¤櫉瑾�(di脿o)鍒惰В瑾�(di脿o)绛夊姛鑳�銆傚湪宸ユキ(y猫)鑷嫊鍖栦腑锛岄�欐 FPGA 甯歌鐢ㄤ綔閬嬪嫊鎺у埗鐨勬牳蹇冭檿鐞嗗櫒锛屾彁渚涚簿纰虹殑瀵︽檪闊挎噳鍜屽杌稿崝(xi茅)瑾�(di脿o)鑳藉姏銆�
銆�銆�娑堣不闆诲瓙鐢�(ch菐n)鍝佷篃鏄叾涓昏鎳夌敤涔嬩竴锛屼緥濡傞珮娓呰闋荤法纰艰В纰笺�佸湒鍍忓寮蜂互鍙婂湒褰㈠姞閫熺瓑浠诲嫏閮藉彲浠ラ�氶亷 XC6SLX25-3FGG484C 渚嗗畬鎴�銆傚悓鏅�锛屽畠閭勫彲浠ヤ綔鐐哄祵鍏ュ紡绯荤当(t菕ng)鐨勫崝(xi茅)铏曠悊鍣�锛屾壙鎿斿京闆滅畻娉曡▓绠楁垨纭欢鍔犻�熺殑浠诲嫏銆�
銆�銆�鐢变簬鍏惰睈瀵岀殑 I/O 璩囨簮鍜岄潏娲荤殑鏅傞悩绠＄悊鍔熻兘锛孹C6SLX25-3FGG484C 閭勯仼鍚堜簬娓│娓噺瑷倷銆侀啱(y墨)鐧傚剙鍣ㄥ拰姹借粖闆诲瓙绛夐渶瑕侀珮鍙潬鎬у拰楂樻�ц兘鐨勬噳鐢ㄥ牬鏅�銆�
XC6SLX25-2FGG484C
銆�銆�XC6SLX25-3FTG256C
銆�銆�XC6SLX25-3CPGA484C
