XC6SLX25-L1FGG484C 鏅�(sh铆)闁擄細2025/5/7 15:24:16 闁辫畝锛�21

XC6SLX25-L1FGG484C 鏄� Xilinx 鍏徃 Spartan-6 绯诲垪 FPGA 鐨勪竴绋瀷铏�(h脿o)銆傝┎绯诲垪鍣ㄤ欢閲囩敤浜� 40nm 宸ヨ棟鎶€琛�(sh霉)锛屾彁渚涢珮鎬ц兘鍜屼綆鍔熻€楃殑瑙ｆ焙鏂规锛屽唬娉涙噳(y墨ng)鐢ㄤ簬娑堣不(f猫i)闆诲瓙銆侀€氫俊銆佸伐妤�(y猫)鎺у埗绛夐牁(l菒ng)鍩�銆�
銆€銆€姝ゅ瀷铏�(h脿o)涓殑 XC 琛ㄧず Xilinx 鍏徃鐨勭敘(ch菐n)鍝佺窔锛�6S 琛ㄧず Spartan-6 绯诲垪锛孡X25 琛ㄧず鍏烽珨鐨勯倧杓柈鍏冭(gu墨)妯★紙澶х磩 25K 閭忚集鍠厓锛�锛孡1 琛ㄧず閫熷害绛夌礆(j铆)锛孎(xi脿n)GG484 琛ㄧず灏佽椤炲瀷锛團inePitch Ball Grid Array锛�484 寮曡叧锛夛紝C 琛ㄧず鍟嗘キ(y猫)绱�(j铆)婧害鑼冨湇锛�0掳C 鑷� 70掳C锛�銆�

鍙冩暩(sh霉)

閭忚集鍠厓鏁�(sh霉)閲忥細25K
銆€銆€閰嶇疆闁冨瓨锛氱劇鍏�(n猫i)缃�
銆€銆€IO寮曡叧鏁�(sh霉)锛�336
銆€銆€RAM瀹归噺锛�288KB
銆€銆€DSP Slice鏁�(sh霉)閲忥細56
銆€銆€鏈€澶у伐浣滈牷鐜囷細500MHz
銆€銆€闆绘簮闆诲锛�1.2V鏍稿績闆诲锛�1.5V/1.8V IO闆诲
銆€銆€灏佽椤炲瀷锛欶GG484
銆€銆€婧害鑼冨湇锛�0掳C 鑷� 70掳C

鐗规€�

Spartan-6 FPGA 鎻愪緵浜嗚睈瀵岀殑鐗规€у拰璩囨簮锛屼娇鍏堕仼鍚堝绋噳(y墨ng)鐢ㄥ牬鏅細
銆€銆€1. 闆嗘垚浜� Block RAM 鍜� Distributed RAM锛屾豢瓒虫暩(sh霉)鎿�(j霉)绶╁瓨闇€姹�銆�
銆€銆€2. 鍖呭惈 DSP Slice锛屾敮鎸侀珮鏁堢殑鏁�(sh霉)瀛椾俊铏�(h脿o)铏曠悊浠诲嫏(w霉)銆�
銆€銆€3. 鍏�(n猫i)缃� DCI锛圖igital Clock Manager锛夋ā濉婏紝鐢ㄤ簬鏅�(sh铆)閻樼鐞嗗拰鐩镐綅瑾�(di脿o)鏁�銆�
銆€銆€4. 鏀寔澶氱ó鎺ュ彛妯�(bi膩o)婧�(zh菙n)锛屽寘鎷� PCI Express銆丟igabit Ethernet銆丼erial RapidIO 绛�銆�
銆€銆€5. 鎻愪緵闈堟椿鐨勯厤缃伕闋�(xi脿ng)锛屽寘鎷緸澶栭儴瀛樺劜(ch菙)鍣ㄥ姞杓夐厤缃暩(sh霉)鎿�(j霉)鐨勮兘鍔�銆�
銆€銆€6. 鍔熻€楀劒(y艒u)鍖栬ō(sh猫)瑷�(j矛)锛岀壒鍒ラ仼鍚堜究鏀滃紡瑷�(sh猫)鍌欏拰浣庡姛鑰楁噳(y墨ng)鐢�銆�

鎳�(y墨ng)鐢�

XC6SLX25-L1FGG484C 琚唬娉涙噳(y墨ng)鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆€銆€1. 瑕栭牷鍜屽湒鍍忚檿鐞�锛屼緥濡傝闋荤法纰艰В纰�銆佸湒褰㈠姞閫熺瓑銆�
銆€銆€2. 閫氫俊绯荤当(t菕ng)锛屽鍩哄付铏曠悊銆佸崝(xi茅)璀拌綁(zhu菐n)鎻涚瓑銆�
銆€銆€3. 宸ユキ(y猫)鑷嫊(d貌ng)鍖栧拰鎺у埗锛屽寘鎷亱(y霉n)鍕�(d貌ng)鎺у埗銆丳LC 鏇夸唬鏂规绛�銆�
銆€銆€4. 娑堣不(f猫i)椤為浕瀛愮敘(ch菐n)鍝�锛屼緥濡傞珮娓呴浕瑕栥€佹(j墨)闋傜洅绛�銆�
銆€銆€5. 娓│鑸囨脯閲忚ō(sh猫)鍌�锛屽鏁�(sh霉)鎿�(j霉)閲囬泦銆佷俊铏�(h脿o)鐢熸垚绛�銆�
銆€銆€6. 宓屽叆寮忚▓(j矛)绠楀钩鑷�(t谩i)锛岀敤浣滃崝(xi茅)铏曠悊鍣ㄦ垨涓绘帶鑺墖銆�