XC6SLX4-3TQG144I 鏅傞枔锛�2025/4/30 17:38:28 闁辫畝锛�42

XC6SLX4-3TQG144I 鏄� Xilinx 鍏徃 Spartan-6 绯诲垪 FPGA 鐨勪竴鍊嬪瀷铏�銆傝┎鍣ㄤ欢鍩轰簬 45nm 宸ヨ棟鎶€琛�(sh霉)鍒堕€�锛屽叿鏈夊彲绶ㄧ▼閭忚集鍠厓鍜岃睈瀵岀殑宓屽叆寮忓姛鑳芥ā濉�锛岄仼鐢ㄤ簬鍚勭ó鏁�(sh霉)瀛椾俊铏熻檿鐞�銆侀€氫俊绯荤当(t菕ng)銆佸伐妤�(y猫)鑷嫊鍖栦互鍙婃秷璨婚闆诲瓙鐢�(ch菐n)鍝佺殑鎳�(y墨ng)鐢ㄣ€�
銆€銆€Spartan-6 绯诲垪 FPGA 鎻愪緵浜嗚壇濂界殑鎬ц兘鍔熻€楁瘮锛屽苟涓旀敮鎸佸绋厤缃伕闋呭拰灏佽褰㈠紡锛屼互婊胯冻涓嶅悓瑷�(sh猫)瑷堥渶姹�銆俋C6SLX4-3TQG144I 灞簬杓冨皬瑕�(gu墨)妯＄殑 Spartan-6 鍣ㄤ欢锛屾搧鏈夎純灏戞暩(sh霉)閲忕殑閭忚集鍠厓鍜岃硣婧�锛岄仼鍚堜腑灏忓瀷寰�(f霉)闆滃害鐨勮ō(sh猫)瑷堛€�

鍙冩暩(sh霉)

鍨嬭櫉锛歑C6SLX4-3TQG144I
銆€銆€绯诲垪锛歋partan-6
銆€銆€宸ヨ棟锛�45nm
銆€銆€閭忚集鍠厓锛�4224
銆€銆€DSP Slice 鏁�(sh霉)閲忥細8
銆€銆€Block RAM锛�270 Kb
銆€銆€I/O 寮曡叧鏁�(sh霉)锛�100
銆€銆€宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
銆€銆€灏佽椤炲瀷锛歍QG144
銆€銆€閰嶇疆妯″紡锛歋lave Serial (SPI), Master SelectMAP, Boundary Scan

鐗规€�

XC6SLX4-3TQG144I 鎿佹湁浠ヤ笅涓昏鐗规€э細
銆€銆€1. 鍏�(n猫i)缃‖鏍告ā濉婂 SelectIO 鎶€琛�(sh霉)锛屾彁渚涢珮閫熷樊鍒嗗拰鍠 I/O 鏀寔锛岄仼鎳�(y墨ng)澶氱ó鎺ュ彛妯�(bi膩o)婧�(zh菙n)銆�
銆€銆€2. 闆嗘垚浜� Block RAM 鍜� Distributed RAM 璩囨簮锛岀敤浜庢暩(sh霉)鎿�(j霉)绶╂矕鍜屽瓨鍎�銆�
銆€銆€3. 鍖呭惈 DSP Slice锛屽皥鐐洪珮鎬ц兘绠楄(sh霉)閬嬬畻鍎�(y艒u)鍖栥€�
銆€銆€4. 鏀寔澶氱ó鏅傞悩绠＄悊閬搁爡锛屽寘鎷� DCM锛圖igital Clock Manager锛夊拰 PLL锛圥hase-Locked Loop锛夈€�
銆€銆€5. 鎻愪緵闈堟椿鐨勯浕婧愮鐞嗘柟妗�锛屽寘鎷嫊鎱�(t脿i)鍔熻€楄(di脿o)绡€(ji茅)鍔熻兘銆�
銆€銆€6. 閰嶅倷璞愬瘜鐨勫瑷�(sh猫)鎺ュ彛閬告搰锛屽 PCIe銆乀ri-Mode 浠ュお缍�(w菐ng) MAC 绛�銆�
銆€銆€7. 浣跨敤 Partial Reconfiguration 鎶€琛�(sh霉)鍙互鍦ㄩ亱琛屾檪閲嶆柊鍔犺級閮ㄥ垎闆昏矾閰嶇疆銆�
銆€銆€8. 鏀寔澶氱ó閰嶇疆鏂瑰紡锛岀⒑淇濆湪涓嶅悓鍫存櫙涓嬬殑鏄撶敤鎬�銆�

鎳�(y墨ng)鐢�

XC6SLX4-3TQG144I 寤ｆ硾鎳�(y墨ng)鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆€銆€1. 鏁�(sh霉)鎿�(j霉)閫氫俊鑸囩恫(w菐ng)绲�(lu貌)瑷�(sh猫)鍌欎腑鐨勫崝(xi茅)璀拌綁(zhu菐n)鎻涖€佹暩(sh霉)鎿�(j霉)鍖呰檿鐞嗙瓑浠诲嫏(w霉)銆�
銆€銆€2. 瑕栭牷鐩�(ji膩n)鎺х郴绲�(t菕ng)鐨勫湒鍍忛噰闆�銆侀爯(y霉)铏曠悊鍙婂偝杓告帶鍒�銆�
銆€銆€3. 宸ユキ(y猫)鎺у埗闋�(l菒ng)鍩熺殑閬嬪嫊鎺у埗銆佸偝鎰熷櫒鏁�(sh霉)鎿�(j霉)閲囬泦鍜屼俊铏熻(di脿o)鐞�銆�
銆€銆€4. 閱�(y墨)鐧傚剙鍣ㄤ腑淇¤櫉閲囬泦鑸囪檿鐞嗙殑瀵︽檪鎬у拰绮剧⒑鎬ц姹�銆�
銆€銆€5. 娑堣不椤為浕瀛愮敘(ch菐n)鍝侊紝渚嬪闊抽牷/瑕栭牷绶ㄨВ纰煎櫒鎴栧湒褰㈠姞閫熷紩鎿�銆�
銆€銆€6. 娓│娓噺瑷�(sh猫)鍌欎腑鐨勬尝褰㈢敓鎴�銆佹暩(sh霉)鎿�(j霉)鎹曠嵅绛夊姛鑳藉鐝�(xi脿n)銆�
銆€銆€7. 浠讳綍闇€瑕佸彲閲嶆(g貌u)纭欢閭忚集渚嗗揩閫熷師鍨嬮璀夋垨鐢�(ch菐n)鍝佸畾鍒跺寲鐨勫牬鍚堛€�