XC6SLX45-2FG484I 鏅傞枔锛�2025/4/30 17:32:00 闁辫畝锛�31

XC6SLX45-2FG484I 鏄� Xilinx 鍏徃 Spartan-6 绯诲垪 FPGA 鐨勪竴鍊嬪叿楂斿瀷铏�銆係partan-6 绯诲垪 FPGA 浠ュ叾浣庢垚鏈拰楂樻€ц兘钁楃ū锛屽唬娉涙噳(y墨ng)鐢ㄤ簬娑堣不闆诲瓙銆佸伐妤�(y猫)鎺у埗銆侀€氫俊浠ュ強閱�(y墨)鐧傝ō(sh猫)鍌欑瓑闋�(l菒ng)鍩�銆傝┎鍣ㄤ欢鍩轰簬 45nm 鍒剁▼宸ヨ棟鍒堕€�锛屽叿鏈夎睈瀵岀殑閭忚集璩囨簮銆佸祵鍏ュ紡瀛樺劜鍣ㄥ銆佹暩(sh霉)瀛椾俊铏熻檿鐞� (DSP) 妯″浠ュ強澶氱ó澶栬ō(sh猫)鎺ュ彛鏀寔銆�
銆€銆€Spartan-6 绯诲垪 FPGA 鎻愪緵浜嗗叐鍊嬫灦妲�(g貌u)閬搁爡锛歑C6SLX 鍜� XC6SXL銆俋C6SLX45 灞簬 LX 鏋舵(g貌u)锛岄仼鐢ㄤ簬楂橀倧杓瘑搴﹂渶姹傜殑鎳�(y墨ng)鐢ㄥ牬鏅€�

鍙冩暩(sh霉)

鍨嬭櫉锛歑C6SLX45-2FG484I
銆€銆€鍝佺墝锛歑ilinx
銆€銆€绯诲垪锛歋partan-6
銆€銆€灏佽锛欶G484
銆€銆€閫熷害绛夌礆锛�-2
銆€銆€閭忚集鍠厓鏁�(sh霉)閲忥細绱� 27,168 鍊� CLB
銆€銆€鏌ユ壘琛� (LUTs) 鏁�(sh霉)閲忥細绱� 33,960
銆€銆€瑙哥櫦(f膩)鍣ㄦ暩(sh霉)閲忥細绱� 67,920
銆€銆€Block RAM 绺介噺锛氱磩 1.6Mb
銆€銆€DSP Slice 鏁�(sh霉)閲忥細120
銆€銆€閰嶇疆妯″紡锛歋lave Serial / Master SelectMAP
銆€銆€宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C

鐗规€�

XC6SLX45-2FG484I 鎻愪緵浜嗗挤澶х殑閭忚集铏曠悊鑳藉姏鑸囬潏娲荤殑 I/O 鏀寔銆傚叾涓昏鐗规€у寘鎷細
銆€銆€1. 鍩轰簬鎴愮啛鐨� 45nm 宸ヨ棟鍒堕€狅紝鍔熻€楄純浣庝笖鎬ц兘鍎�(y艒u)鐣�銆�
銆€銆€2. 閰嶅倷澶ч噺 Block RAM 鍜� DSP Slice锛岄仼鍚堥渶瑕佸京(f霉)闆滄暩(sh霉)鎿�(j霉)铏曠悊鐨勬噳(y墨ng)鐢ㄣ€�
銆€銆€3. 鍏�(n猫i)缃� PCIe Endpoint 妯″锛堝彲閬革級锛屾敮鎸佺洿鎺ラ€ｆ帴鍒� PCI Express 绺界窔銆�
銆€銆€4. 鎻愪緵澶氱ó鏅傞悩绠＄悊鍔熻兘锛屽寘鎷� DCM锛圖igital Clock Manager锛夊拰 PLL锛圥hase-Locked Loop锛�銆�
銆€銆€5. 鏀寔澶氱ó涓茶閰嶇疆妯″紡锛屼究浜庨潏娲婚儴缃插湪涓嶅悓绯荤当(t菕ng)鏋舵(g貌u)涓�銆�
銆€銆€6. 鎻愪緵澶氶仈 484 鍊嬪紩鑵�锛屽叿鍌欐サ楂樼殑 I/O 鎿村睍鎬�銆�
銆€銆€7. 鍏锋湁鑹ソ鐨勭啽鎬ц兘琛ㄧ従(xi脿n)锛岃兘澶犲湪杓冨鐨勫伐浣滄韩搴﹁寖鍦嶅収(n猫i)绌�(w臎n)瀹氶亱琛�銆�

鎳�(y墨ng)鐢�

XC6SLX45-2FG484I 琚唬娉涚敤浜庡悇绋渶瑕侀珮鎬ц兘閭忚集閬嬬畻鍙婂京(f霉)闆滅畻娉曡檿鐞嗙殑鍫存櫙锛屽叿楂旀噳(y墨ng)鐢ㄩ牁(l菒ng)鍩熷寘鎷細
銆€銆€1. 宸ユキ(y猫)鑷嫊鍖栨帶鍒讹細濡傞亱鍕曟帶鍒跺櫒銆佹鍣ㄤ汉鎺у埗绯荤当(t菕ng)绛�銆�
銆€銆€2. 鏁�(sh霉)鎿�(j霉)閫氫俊锛氱恫(w菐ng)绲�(lu貌)浜ゆ彌姗�銆佽矾鐢卞櫒涓殑鏁�(sh霉)鎿�(j霉)鍖呰檿鐞嗘ā濉�銆�
銆€銆€3. 瑕栭牷铏曠悊锛氳闋荤法纰艰В纰�銆佸湒鍍忓寮�銆侀’绀烘帶鍒跺櫒绛夈€�
銆€銆€4. 閱�(y墨)鐧傝ō(sh猫)鍌欙細瓒呰伈娉㈡垚鍍�銆佹偅鑰呯洠(ji膩n)璀峰剙绛夈€�
銆€銆€5. 娓│娓噺锛氱ず娉㈠櫒銆佷俊铏熺櫦(f膩)鐢熷櫒绛夊剙鍣ㄩ枊鐧�(f膩)銆�
銆€銆€6. 娑堣不椤為浕瀛愮敘(ch菐n)鍝侊細楂樻竻闆昏銆佹父鎴叉涓殑鍦栧舰铏曠悊閮ㄥ垎銆�