鍣ㄤ欢鍨嬭櫉锛歑C6SLX45
銆�銆�绯诲垪锛歋partan-6
銆�銆�宸ヨ棟鍒剁▼锛�45nm
銆�銆�閭忚集鍠�鍏冩��(sh霉)閲忥細绱�28800鍊婥LB slices
銆�銆�DSP Slice鏁�(sh霉)閲忥細180鍊�
銆�銆�Block RAM瀹归噺锛氱磩576KB
銆�銆�閰嶇疆妯″紡锛歋lave Serial, Master Serial, Slave Parallel, Master Parallel
銆�銆�I/O Bank鏁�(sh霉)閲忥細15鍊�
銆�銆�宸ヤ綔闆诲�擄細鏍稿績闆诲��1.0V锛孖/O闆诲��1.2V/1.5V/1.8V/2.5V/3.3V
銆�銆�灏佽�濆舰寮忥細N3FG676I
銆�銆�宸ヤ綔婧�搴﹁寖鍦嶏��-40鈩冭嚦+85鈩冿紙鍟嗘キ(y猫)绱氾級鎴�-40鈩冭嚦+100鈩冿紙宸ユキ(y猫)绱氾級

1. 楂樻�ц兘鑸囦綆鍔熻�楋細
銆�銆�Spartan-6绯诲垪閫氶亷鍎�(y艒u)鍖栨灦妲�(g貌u)瑷�(sh猫)瑷堬紝鍦ㄦ彁渚涢珮鎬ц兘鐨勫悓鏅備繚鎸佽純浣庣殑鍔熻�楁按骞�锛岄潪甯搁仼鍚堝皪鍔熻�楁晱鎰熺殑鎳�(y墨ng)鐢ㄥ牬鏅�銆�
銆�銆�2. 璞愬瘜鐨勫�栬��(sh猫)鏀�鎸侊��
銆�銆�XC6SLX45-N3FG676I鍏�(n猫i)缃�浜嗗�氱ó纭�鏍窱P妯″��锛屼緥濡侾CI Express Endpoint Block銆丟igabit Ethernet Block绛�锛屽彲浠ョ啊鍖栫郴绲�(t菕ng)瑷�(sh猫)瑷堝苟鍔犻�熼枊鐧�(f膩)閫茬▼銆�
銆�銆�3. 鍙�鎿村睍鎬у挤锛�
銆�銆�FPGA鏈�韬�鐨勯潏娲绘�т娇寰楅枊鐧�(f膩)鑰呰兘澶犳牴鎿�(j霉)闇�姹傚畾鍒跺姛鑳�锛岄仼鎳�(y墨ng)涓嶅悓鐨勬噳(y墨ng)鐢ㄥ牬鏅�锛屽�傞�氫俊銆佽�栭牷铏曠��銆佸伐妤�(y猫)鎺у埗绛夈��
銆�銆�4. 鏄撲簬浣跨敤锛�
銆�銆�Xilinx鐐篠partan-6绯诲垪鎻愪緵浜嗗畬鍠勭殑闁嬬櫦(f膩)宸ュ叿閺�锛屽寘鎷琁SE Design Suite鍜孷ivado Design Suite锛屾敮鎸佸緸RTL浠ｇ⒓绶ㄥ��鍒拌姱鐗囦笅杓夌殑鍏ㄦ祦绋嬮枊鐧�(f膩)銆�

XC6SLX45-N3FG676I寤ｆ硾鎳�(y墨ng)鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆�銆�1. 宸ユキ(y猫)鑷�鍕曞寲锛氱敤浜庡�︽檪鏁�(sh霉)鎿�(j霉)閲囬泦銆侀亱鍕曟帶鍒�銆丳LC鎺у埗鍣ㄧ瓑鍔熻兘瀵︾従(xi脿n)銆�
銆�銆�2. 宓屽叆寮忚�栬�猴細鏀�鎸佸湒鍍忚檿鐞�銆佹ā寮忚瓨鍒ョ瓑浠诲嫏(w霉)锛屽父鐢ㄤ簬瀹夐槻鐩�(ji膩n)鎺ф敐鍍忛牠銆佹�熷櫒瑕栬�鸿ō(sh猫)鍌�銆�
銆�銆�3. 閫氫俊瑷�(sh猫)鍌欙細閬╃敤浜庡皬鍨嬪熀绔�銆佽矾鐢卞櫒銆佷氦鎻涙�熺瓑缍�(w菐ng)绲�(lu貌)鍩虹��(ch菙)瑷�(sh猫)鏂戒腑鐨勪俊铏熻檿鐞嗛儴鍒�銆�
銆�銆�4. 娑堣不闆诲瓙锛氬彲鐢ㄤ簬鏁�(sh霉)瀛楅浕瑕�銆佹父鎴叉�熺瓑鐢�(ch菐n)鍝佺殑澶氬獟楂旇檿鐞嗗柈鍏冦��
銆�銆�5. 閱�(y墨)鐧傚剙鍣�锛氬公鍔╂��(g貌u)寤鸿秴鑱叉尝鎴愬儚鍎�銆丆T鎺冩弿鍎�绛夐啱(y墨)鐧傝ê鏂疯ō(sh猫)鍌欑殑鏍稿績瑷堢畻妯″��銆�

XC6SLX45T-3FGG676I
銆�銆�XC6SLX45C-3FGG676I