鏅傞枔锛�2025/5/9 18:44:04
闁辫畝锛�21
XC6SLX45T-3CSG484C鏄疿ilinx鍏徃鎺ㄥ嚭鐨凷partan-6绯诲垪FPGA鑺墖銆傝┎绯诲垪鍣ㄤ欢閲囩敤浜�45nm宸ヨ棟鎶�琛�锛屽叿鏈夐珮鎬ц兘銆佷綆鍔熻�楀拰璞愬瘜鐨勯倧杓硣婧�锛岄仼鍚堜腑绔噳鐢ㄩ牁鍩�銆俋C6SLX45T鍏烽珨鍨嬭櫉涓殑鍙冩暩(sh霉)琛ㄧず涓嶅悓鐨勭壒鎬�锛屽閭忚集鍠厓鏁�(sh霉)閲�銆侀�熷害绛夌礆鍜屽皝瑁濆舰寮忋�傛鍨嬭櫉閬╃敤浜庡绋祵鍏ュ紡绯荤当(t菕ng)銆侀�氫俊瑷倷浠ュ強宸ユキ(y猫)鎺у埗绛夐牁鍩熴��
銆�銆�閫欐FPGA鍏ч儴闆嗘垚浜嗗RAM銆丏SP Slice銆佹檪閻樼鐞嗘ā濉婄瓑璩囨簮锛屽彲浠ユ豢瓒冲京闆滅殑鏁�(sh霉)瀛椾俊铏熻檿鐞嗛渶姹傘�傚悓鏅傛敮鎸佸绋帴鍙ｆ婧�锛屽寘鎷琍CIe銆丏DR3绛�銆�
鍨嬭櫉锛歑C6SLX45T-3CSG484C
銆�銆�绯诲垪锛歋partan-6
銆�銆�宸ヨ棟锛�45nm
銆�銆�閭忚集鍠厓鏁�(sh霉)閲忥細绱�27,800鍊婼lice
銆�銆�Block RAM锛�576KB
銆�銆�DSP Slice锛氱劇
銆�銆�I/O寮曡叧鏁�(sh霉)锛�316
銆�銆�閰嶇疆妯″紡锛歁aster/Slave Serial, Master/Slave SelectMAP, Boundary Scan
銆�銆�宸ヤ綔闆诲锛氭牳蹇冮浕澹�1.2V锛孖/O闆诲1.5V/1.8V/2.5V/3.3V
銆�銆�閫熷害绛夌礆锛�-3
銆�銆�灏佽褰㈠紡锛欳SG484
1. Spartan-6 FPGA閲囩敤ASMBL鏋舵瑷▓锛屾彁渚涗簡鏇撮珮鏁堢殑璩囨簮閰嶇疆鏂瑰紡銆�
銆�銆�2. 鍏х疆楂橀�熶覆琛屾敹鐧�(f膩)鍣紝鍌宠几閫熺巼鏈�楂樺彲閬�3.125Gbps銆�
銆�銆�3. 闆嗘垚鐨凚lock RAM鑳藉瀵︾従(xi脿n)娣卞害鏁�(sh霉)鎿�(j霉)绶╂矕鍔熻兘锛岄仼鐢ㄤ簬闇�瑕佸ぇ閲忔暩(sh霉)鎿�(j霉)瀛樺劜鐨勬噳鐢ㄥ牬鏅�銆�
銆�銆�4. 鏀寔澶氱ó宓屽叆寮忚檿鐞嗗櫒杌熸牳锛堜緥濡侻icroBlaze锛�锛屾柟渚跨敤鎴跺揩閫熼枊鐧�(f膩)寰╅洔绯荤当(t菕ng)銆�
銆�銆�5. 鍏峰倷闈堟椿鐨勬檪閻樼鐞嗗姛鑳�锛屽彲浠ラ�氶亷鏅傞悩绠＄悊妯″鐢熸垚鎵�闇�鐨勫悇椤為牷鐜囦俊铏熴��
銆�銆�6. 鎻愪緵璞愬瘜鐨勫瑷帴鍙ｆ敮鎸�锛岀啊鍖栦簡鑸囧閮ㄨō鍌欑殑閫ｆ帴閬庣▼銆�
銆�銆�7. 鍔熻�楀劒(y艒u)鍖栬ō瑷堜娇寰楀湪淇濇寔楂樻�ц兘鐨勫悓鏅傞檷浣庝簡鏁撮珨鑳借��銆�
XC6SLX45T寤ｆ硾鎳夌敤浜庝互涓嬮牁鍩燂細
銆�銆�1. 宓屽叆寮忚瑕虹郴绲�(t菕ng)锛屽閱�(y墨)鐧傛垚鍍忚ō鍌�銆佹鍣ㄨ瑕�銆�
銆�銆�2. 宸ユキ(y猫)鑷嫊鍖栨帶鍒�锛屽寘鎷琍LC鎺у埗鍣ㄥ拰閬嬪嫊鎺у埗绯荤当(t菕ng)銆�
銆�銆�3. 閫氫俊鍩虹瑷柦锛屼緥濡傚熀绔欏瓙绯荤当(t菕ng)銆佺恫(w菐ng)绲¤矾鐢卞櫒銆�
銆�銆�4. 娑堣不椤為浕瀛愮敘(ch菐n)鍝�锛屽楂樻竻瑕栭牷铏曠悊骞宠嚭銆�
銆�銆�5. 娓│娓噺鍎�鍣�锛岀敤浜庝俊铏熼噰闆嗚垏鍒嗘瀽銆�
銆�銆�6. 姹借粖闆诲瓙绯荤当(t菕ng)锛屾秹鍙夾DAS杓斿姪椐曢鍔熻兘瀵︾従(xi脿n)銆�
銆�銆�7. 鑸┖鑸ぉ鍙婂湅闃查牁鍩熷収鐨勭壒娈婄敤閫旇ō鍌欍��
XC6SLX45T-2CSG484C
銆�銆�XC6SLX45T-3FTG256C
銆�銆�XC6SLX45T-3FGG676C
