XC6SLX9-N3CSG324C 鏅傞枔锛�2025/5/15 9:31:32 闁辫畝锛�18

XC6SLX9-N3CSG324C 鏄� Xilinx 鍏徃 Spartan-6 绯诲垪 FPGA 鐨勪竴鍊嬪瀷铏燂紝灞簬 LX锛堜綆瀵嗗害锛夐鍒�銆傝┎鍣ㄤ欢閲囩敤 40nm 宸ヨ棟鍒堕€�锛屽叿鏈夐珮鎬ц兘銆佷綆鎴愭湰鐨勭壒榛�锛岄仼鐢ㄤ簬鍚勭ó宓屽叆寮忚檿鐞嗗拰鏁�(sh霉)瀛椾俊铏熻檿鐞嗘噳(y墨ng)鐢�銆�
銆€銆€瑭� FPGA 鎻愪緵浜嗚睈瀵岀殑閭忚集璩囨簮銆佸 RAM銆丏SP Slice 鍜� I/O 璩囨簮锛屾敮鎸佸绋厤缃ā寮忓拰鏅傞悩绠＄悊鍔熻兘銆傚叾灏佽褰㈠紡鐐� CSG324锛岄仼鍚堥渶瑕侀珮寮曡叧鏁�(sh霉)鍜屽皬鍨嬪寲鐨勬噳(y墨ng)鐢ㄥ牬鏅�銆�

鍙冩暩(sh霉)

绯诲垪锛歋partan-6
銆€銆€鍨嬭櫉锛歑C6SLX9
銆€銆€灏佽锛欳SG324
銆€銆€宸ヨ棟锛�40nm
銆€銆€閭忚集鍠厓锛氱磩 9152 鍊� CLB
銆€銆€RAM 瀹归噺锛�180KB (鍒嗗竷寮� RAM) + 576KB (濉� RAM)
銆€銆€DSP Slice 鏁�(sh霉)閲忥細48
銆€銆€I/O 寮曡叧鏁�(sh霉)锛�232
銆€銆€閰嶇疆妯″紡锛歋lave Serial, Master SPI, SelectMAP
銆€銆€宸ヤ綔婧害鑼冨湇锛氬晢妤�(y猫)绱� (0掳C 鑷� 70掳C) 鎴栧伐妤�(y猫)绱� (-40掳C 鑷� 85掳C)
銆€銆€渚涢浕闆诲锛氭牳蹇冮浕澹� 1.2V锛孖/O 闆诲 1.8V/2.5V/3.3V

鐗规€�

XC6SLX9-N3CSG324C 鎻愪緵浜嗗绋壒鎬т互婊胯冻涓嶅悓鐨勮ō(sh猫)瑷堥渶姹傦細
銆€銆€1. 楂樻€ц兘閭忚集绲�(ji茅)妲�(g貌u)锛氬寘鍚彲绶ㄧ▼閭忚集濉� (CLB)锛屾敮鎸佸京(f霉)闆滅殑绲勫悎鍜屾檪搴忛倧杓姛鑳姐€�
銆€銆€2. 鍏�(n猫i)缃瓨鍎插櫒璩囨簮锛氭彁渚涘垎甯冨紡 RAM 鍜屽 RAM锛屽彲鐢ㄤ簬瀵︾従(xi脿n) FIFO銆佺珐瀛樺拰鍏朵粬瀛樺劜鍣ㄥ瘑闆嗗瀷鎳�(y墨ng)鐢�銆�
銆€銆€3. DSP 鏀寔锛氭瘡鍊� DSP Slice 鍖呭惈涔樻硶鍣ㄥ拰绱姞鍣�锛岄仼鍚堟暩(sh霉)瀛椾俊铏熻檿鐞嗕换鍕�(w霉)銆�
銆€銆€4. 澶氱ó I/O 妯欐簴鍏煎鎬э細鏀寔 LVCMOS銆丩VDS 绛夊绋婧�锛屾柟渚胯垏澶栭儴瑷�(sh猫)鍌欐帴鍙�銆�
銆€銆€5. 宓屽叆寮� Block RAM锛氭敮鎸佺湡闆欑鍙ｆ搷浣滐紝澧炲挤绯荤当(t菕ng)瑷�(sh猫)瑷堥潏娲绘€с€�
銆€銆€6. 鏅傞悩绠＄悊锛氶泦鎴� DCM 鍜� PLL锛屾敮鎸佺簿纰虹殑鏅傞悩鐢熸垚鍜岀浉浣嶈(di脿o)鏁淬€�
銆€銆€7. 灏忓昂瀵稿皝瑁濓細CSG324 灏佽閬╁悎绌洪枔鍙楅檺鐨勬噳(y墨ng)鐢ㄥ牬鏅�銆�

鎳�(y墨ng)鐢�

瑭茶姱鐗囧唬娉涙噳(y墨ng)鐢ㄤ簬澶氬€嬮牁(l菒ng)鍩燂細
銆€銆€1. 宸ユキ(y猫)鑷嫊鍖栨帶鍒讹細濡傞亱鍕曟帶鍒跺櫒銆佹鍣ㄤ汉鎺у埗鍠厓绛夈€�
銆€銆€2. 宓屽叆寮忚瑕虹郴绲�(t菕ng)锛氱敤浜庡湒鍍忚檿鐞嗗拰瑷堢畻姗熻瑕虹浉闂�(gu膩n)浠诲嫏(w霉)銆�
銆€銆€3. 閫氫俊瑷�(sh猫)鍌欙細渚嬪鍗�(xi茅)璀拌綁(zhu菐n)鎻涘櫒銆佹暩(sh霉)鎿�(j霉)鍖呰檿鐞嗗櫒绛�銆�
銆€銆€4. 娑堣不椤為浕瀛愮敘(ch菐n)鍝侊細濡傞珮娓呰闋昏檿鐞嗐€侀煶闋昏檿鐞嗙瓑銆�
銆€銆€5. 閱�(y墨)鐧傝ō(sh猫)鍌欙細濡傝秴鑱叉尝瑷�(sh猫)鍌欍€佸績闆诲湒鍎€绛�銆�
銆€銆€6. 娓│鑸囨脯閲忓剙鍣細濡傜ず娉㈠櫒銆佷俊铏熺櫦(f膩)鐢熷櫒绛夈€�