鏅傞枔锛�2025/5/10 9:01:14
闁辫畝锛�24
XC6VHX250T-3FF1154I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Virtex-6 绯诲垪楂樼 FPGA 鑺墖銆傝┎绯诲垪鑺墖浠ラ珮鎬ц兘銆侀珮瀵嗗害鍜屼綆鍔熻�楄憲绋�锛岄仼鐢ㄤ簬寰╅洔鐨勬暩(sh霉)瀛椾俊铏熻檿鐞�銆侀�氫俊绯荤当(t菕ng)銆佸湒鍍忚檿鐞嗕互鍙婅埅绌鸿埅澶╅牁鍩熴��
銆�銆�Virtex-6 鍩轰簬 40nm 鍒剁▼鎶�琛�(sh霉)锛屽叿鍌欒睈瀵岀殑閭忚集璩囨簮銆佸祵鍏ュ紡瀛樺劜鍣ㄥ鍜� DSP 妯″锛屽彲婊胯冻澶氱ó寰╅洔鎳夌敤闇�姹傘��
鍨嬭櫉锛歑C6VHX250T
銆�銆�灏佽锛欶FG1154
銆�銆�閫熷害绛夌礆锛�-3
銆�銆�閭忚集鍠厓鏁�(sh霉)锛�25钀�+
銆�銆�RAM瀹归噺锛氱磩9Mb
銆�銆�DSP Slice鏁�(sh霉)閲忥細1824鍊�
銆�銆�I/O寮曡叧鏁�(sh霉)锛氭渶澶�744鍊�
銆�銆�閰嶇疆妯″紡锛歋lave Serial, Master SelectMAP, Slave BPI/FWH绛�
銆�銆�宸ヤ綔闆诲锛氭牳蹇冮浕澹�0.9V锛岃紨鍔╅浕澹�1.8V/2.5V/3.3V
銆�銆�宸ヤ綔婧害鑼冨湇锛氬晢妤�(y猫)绱氾紙0掳C 鑷� 85掳C锛�
XC6VHX250T-3FF1154I 鎻愪緵浜嗛珮搴﹂潏娲荤殑纭欢鏋舵(g貌u)锛屾敮鎸佺敤鎴堕�氶亷 HDL 鎴栭珮灞ゆ缍滃悎宸ュ叿閫茶瑷▓杓稿叆銆傚叾鍏�(n猫i)閮ㄧ祼(ji茅)妲�(g貌u)鍖呭惈澶ч噺鐨� CLB锛圕onfigurable Logic Blocks锛�銆丅lock RAM銆丏SP48E Slices 鍜岃睈瀵岀殑 I/O 鎺ュ彛銆�
銆�銆�姝ゆ FPGA 鏀寔 PCIe Gen2銆佸崈鍏嗕互澶恫(w菐ng) MAC銆佸姞瀵嗘ā濉婄瓑鍔熻兘纭牳锛屽苟鎻愪緵 DDR3/DDR2/LPDDR 瀛樺劜鎺ュ彛鎺у埗鍣ㄣ��
銆�銆�鍦ㄦ�ц兘鏂归潰锛孷irtex-6 绯诲垪鑺墖瀵︾従(xi脿n)浜嗛珮閬� 650 MHz 鐨勯亱琛岄牷鐜�锛屽苟涓旈�氶亷 Power-over-Fabric 鎶�琛�(sh霉)椤憲闄嶄綆浜嗗姛鑰椼�傚悓鏅�锛屽畠閭勬敮鎸侀儴鍒嗛噸閰嶇疆鍔熻兘锛屽厑瑷卞嫊鎱�(t脿i)鏇存柊 FPGA 鍏�(n猫i)閮ㄧ殑閮ㄥ垎閭忚集鑰屼笉褰遍熆鍏朵粬鍗�(q奴)鍩熺殑宸ヤ綔鐙�鎱�(t脿i)銆�
銆�銆�姝ゅ锛岃┎鍣ㄤ欢鍏锋湁寮峰ぇ鐨勬檪閻樼鐞嗗姛鑳�锛屽寘鎷� PLL 鍜� DCM 妯″锛岀敤浜庣敓鎴愬悇绋牷鐜囩殑鏅傞悩淇¤櫉骞跺鐝�(xi脿n)绮剧⒑鐨勭浉浣嶈(di脿o)鏁�銆�
XC6VHX250T-3FF1154I 寤ｆ硾鎳夌敤浜庨珮鎬ц兘瑷堢畻銆侀�氫俊鍩虹瑷柦銆侀啱(y墨)鐧傛垚鍍忚ō鍌�銆佸伐妤�(y猫)鑷嫊鍖栨帶鍒剁瓑闋樺煙銆�
銆�銆�鍦ㄩ�氫俊琛屾キ(y猫)涓�锛屽畠鍙敤浜庡熀绔欒檿鐞�銆侀珮閫熸暩(sh霉)鎿�(j霉)鍌宠几鍗�(xi茅)璀版＇瀵︾従(xi脿n)浠ュ強缍�(w菐ng)绲′氦鎻涙鐨勬牳蹇冮倧杓枊鐧�(f膩)銆�
銆�銆�灏嶄簬鍦栧儚铏曠悊鍫存櫙锛岄�欐 FPGA 鍙煼(zh铆)琛屽鏅傝闋荤法瑙ｇ⒓銆佸湒鍍忓寮风畻娉曞姞閫熺瓑鍔熻兘銆�
銆�銆�姝ゅ锛屽湪鑸ぉ鑸┖闋樺煙涓�锛孹C6VHX250T-3FF1154I 閭勫彲浠ヤ綔鐐轰换鍕欓棞閸靛瀷铏曠悊鍣�锛屽畬鎴愬皫鑸垏鍒跺皫鐩搁棞鐨勫京闆滈亱绠椼��
XC6VHX250T-2FF1154I
銆�銆�XC6VHX250T-3FFG1156I
銆�銆�XC6VHX250T-2FFG1156I
