鏅傞枔锛�2025/4/30 14:49:43
闁辫畝锛�30
XC6VHX565T-2FFG1923C 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Virtex-6 绯诲垪 FPGA 鑺墖涓殑涓�鍊嬪瀷铏�銆傝┎绯诲垪 FPGA 鎻愪緵楂樻�ц兘銆佷綆鍔熻�楃殑瑙ｆ焙鏂规锛岄仼鐢ㄤ簬閫氫俊銆佽埅绌鸿埅澶�銆佸伐妤�(y猫)鑷嫊鍖栥�侀啱(y墨)鐧傛垚鍍忓拰寤ｆ挱瑕栭牷绛夐牁鍩�銆�
銆�銆�Virtex-6 绯诲垪鍩轰簬 40nm 宸ヨ棟鍒堕��锛屽叿鏈夐珮閭忚集瀵嗗害鍜岃睈瀵岀殑 I/O 鍔熻兘銆俋C6VHX565T-2FFG1923C 鐗瑰垾閬╁悎闇�瑕侀珮閫熸暩鎿氳檿鐞�銆佷俊铏熻檿鐞嗗拰寰╅洔绠楁硶瀵︾従鐨勬噳鐢ㄥ牬鏅�銆�
鍣ㄤ欢椤炲瀷锛欶PGA
銆�銆�绯诲垪锛歏irtex-6
銆�銆�鍨嬭櫉锛歑C6VHX565T-2FFG1923C
銆�銆�灏佽锛欶FG1923
銆�銆�閫熷害绛夌礆锛�-2
銆�銆�閰嶇疆闁冨瓨锛氫笉闆嗘垚
銆�銆�閭忚集鍠厓鏁搁噺锛氱磩 56.5钀��
銆�銆�I/O 鏁搁噺锛�840
銆�銆�RAM 瀹归噺锛氱磩 12.5Mb
銆�銆�DSP Slice 鏁搁噺锛�2160
銆�銆�宸ヤ綔闆诲锛�0.9V 鏍搁浕澹�锛�1.8V/2.5V/3.3V I/O 闆诲
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
XC6VHX565T-2FFG1923C 鐨勪富瑕佺壒鎬у寘鎷細
銆�銆�1. 楂樻�ц兘鏋舵锛氶噰鐢� 40nm 鍒剁▼宸ヨ棟锛屾彁渚涙洿蹇殑鏅傞悩闋荤巼鍜屾洿浣庣殑鍔熻��銆�
銆�銆�2. 寮峰ぇ鐨� DSP 鍔熻兘锛氬収缃� 2160 鍊� DSP Slice锛岃兘澶犻珮鏁堝畬鎴愭暩瀛椾俊铏熻檿鐞嗕换鍕�銆�
銆�銆�3. 澶у閲忓瓨鍎插櫒锛氬収閮ㄩ泦鎴愮磩 12.5Mb 鐨� RAM锛屾敮鎸佸京闆滄暩鎿氱珐瀛橀渶姹�銆�
銆�銆�4. 楂橀�熶覆琛屾敹鐧�(f膩)鍣細鏀寔楂橀仈 6.5Gbps 鐨勪覆琛屽偝杓搁�熺巼锛岄仼鍚堥珮閫熼�氫俊鎺ュ彛銆�
銆�銆�5. 鍙摯灞曟�у挤锛氭敮鎸佸绋瑷帴鍙ｅ拰鍗�(xi茅)璀版婧�锛屽 PCIe銆丏DR3 鍜屽崈鍏嗕互澶恫绛�銆�
銆�銆�6. 浣庡姛鑰楁ā寮忥細閫氶亷鍕曟厠(t脿i)闆绘簮绠＄悊鎶�琛撻檷浣庣郴绲�(t菕ng)鍔熻��锛屾豢瓒崇稜鑹茶ō瑷堣姹�銆�
銆�銆�7. 鍙潬鎬ч珮锛氬叿鍌欏閲嶉尟瑾ゆ娓垏鏍℃鍔熻兘锛岀⒑淇濆湪鍤磋嫑鐠�(hu谩n)澧冧笅鐨勭┅(w臎n)瀹氶亱琛屻��
XC6VHX565T-2FFG1923C 寤ｆ硾鎳夌敤浜庝互涓嬮牁鍩燂細
銆�銆�1. 閫氫俊瑷倷锛氬璺敱鍣�銆佷氦鎻涙鍜屽熀绔欎腑鐨勪俊铏熻檿鐞嗘ā濉�銆�
銆�銆�2. 鑸┖鑸ぉ锛氱敤浜庤(w猫i)鏄熼�氫俊銆侀浄閬旂郴绲�(t菕ng)鍜屽皫鑸ō鍌�銆�
銆�銆�3. 宸ユキ(y猫)鎺у埗锛氬鐝惧京闆滅殑瀵︽檪鎺у埗绠楁硶鍜屽湒鍍忚檿鐞嗕换鍕欍��
銆�銆�4. 閱�(y墨)鐧傝ō鍌欙細鏀寔瓒呰伈娉㈡垚鍍�銆佹牳纾佸叡鎸瓑楂樼閱�(y墨)鐧傚奖鍍忚檿鐞嗐��
銆�銆�5. 寤ｆ挱瑕栭牷锛氳檿鐞嗛珮娓呰闋绘祦骞跺鐝惧璺俊铏熷悓姝ュ偝杓�銆�
銆�銆�6. 鏁告摎涓績锛氬姞閫熺恫绲℃祦閲忓垎鏋愬拰澶ф暩鎿氳▓绠椼��
XC6VHX565T-3FFG1923C
銆�銆�XC6VHX565T-2FFG1760C
銆�銆�XC6VHX565T-3FFG1760C
