鏅傞枔锛�2023/7/11 11:43:27
闁辫畝锛�715
銆�銆�XC6VLX130T-2FF784I鎻愪緵浜咶PGA甯傚牬涓渶鏂�銆佹渶鍏堥�茬殑鍔熻兘锛屾槸鐩瑷▓骞宠嚭鐨勫彲绶ㄧ▼鑺墖鍩虹锛屾彁渚涢泦鎴愮殑杌熶欢鍜岀‖浠剁祫浠�锛屼娇瑷▓浜哄摗鑳藉鍦ㄩ枊鐧�(f膩)鍛ㄦ湡闁嬪鍚庣珛鍗冲皥娉ㄤ簬鍓�(chu脿ng)鏂�銆俈irtex-6绯诲垪浣跨敤绗笁浠SMBL锛堥珮绱氱妯″妯″锛夊垪寮忔灦妲�锛屽寘鍚鍊嬩笉鍚岀殑瀛愮郴鍒楋紝娑佃搵浜哃XT銆丼XT鍜孒XT瀛愮郴鍒椾腑鐨勫櫒浠躲�傛瘡鍊嬪瓙绯诲垪鍖呭惈涓嶅悓姣斾緥鐨勫姛鑳�锛屼互鏈�鏈夋晥鍦版豢瓒冲悇绋珮绱氶倧杓ō瑷堢殑闇�姹�銆傞櫎浜嗛珮鎬ц兘閭忚集鏋舵澶�锛岄倓鍖呭惈瑷卞鍏�(n猫i)缃殑绯荤当(t菕ng)绱氭ā濉娿�傞�欎簺鐗规�т娇閭忚集瑷▓浜哄摗鑳藉鍦ㄥ熀浜嶧PGA鐨勭郴绲�(t菕ng)涓寤烘渶楂樼礆鍒ョ殑鎬ц兘鍜屽姛鑳�銆俋C6VLX130T-2FF784I寤虹珛鍦�40绱嶇背鏈�鍏堥�茬殑閵呭伐钘濇妧琛撲箣涓�锛屾槸瀹氬埗ASIC鎶�琛撶殑鍙法绋嬫浛浠ｆ柟妗堛�傜偤婊胯冻楂樻�ц兘閭忚集瑷▓浜哄摗銆侀珮鎬ц兘DSP瑷▓浜哄摗鍜岄珮鎬ц兘宓屽叆寮忕郴绲�(t菕ng)瑷▓浜哄摗鐨勯渶姹傛彁渚涗簡鏈�浣宠В姹烘柟妗�锛屽叿鏈夊墠鎵�鏈湁鐨勯倧杓�丏SP銆侀�ｆ帴鎬у拰杌熷井铏曠悊鍣ㄥ姛鑳�銆�
鐢�(ch菐n)鍝佸瀷铏� | XC6VLX130T-2FF784I |
鎻忚堪 | 闆嗘垚闆昏矾FPGA 400 I / O 784FCBGA |
鍒嗛 | 闆嗘垚闆昏矾(IC)锛屽祵鍏ュ紡-FPGA(鐝�(xi脿n)鍫村彲绶ㄧ▼闁�闄ｅ垪) |
鍒堕�犲晢 | Xilinx鍏徃 |
绯诲垪 | Virtex?-6LXT |
闆诲-闆绘簮 | 0.95V?1.05V |
宸ヤ綔婧害 | -40掳C?100掳C(TJ) |
鍖呰/绠� | 784-BBGA锛孎(xi脿n)CBGA |
渚涙噳鍟嗚ō鍌欏寘瑁� | 784-FCBGA(29x29) |
鍩烘湰闆朵欢铏� | XC6VLX130 |
XC6VLX130T-2FF784I
鐢�(ch菐n)鍝佺ó椤� | FPGA-鐝�(xi脿n)鍫村彲绶ㄧ▼闁�闄ｅ垪 |
鐢�(ch菐n)鍝� | Virtex-6 |
绯诲垪 | XC6VLX130T |
闆朵欢鐙�鎱�(t脿i) | 娲绘�� |
绺絉AM浣� | 9732096 |
I/O鏁�(sh霉)閲� | 400 |
閭忚集鍏冧欢鏁�(sh霉)閲� | 128000LE |
鑷仼鎳夐倧杓ā濉�-ALM | 20,000ALM |
宓屽叆寮忓収(n猫i)瀛� | 9.28鍏嗕綅 |
杓稿叆/杓稿嚭绔暩(sh霉)閲� | 400鍊婭/O |
宸ヤ綔闆绘簮闆诲 | 1浼� |
鏁�(sh霉)鎿�(j霉)閫熺巼 | 6.6Gb/绉� |
鍒嗗竷寮廟AM | 1740鍗冧綅 |
鍏�(n猫i)宓屽紡濉奟AM-EBR | 9504姣旂壒 |
鏈�澶у伐浣滈牷鐜� | 1600鍏嗚但 |
閭忚集鏁�(sh霉)绲勫鏁�(sh霉)閲忊�斺�擫AB | 10000LAB |
鏀剁櫦(f膩)鍣ㄦ暩(sh霉)閲� | 20鏀剁櫦(f膩)鍣� |
瀹夎棰ㄦ牸 | 璨肩墖/璨肩墖 |
灏佽/绠遍珨 | FBGA-784 |
RoHS鐙�鎱�(t脿i) | 绗﹀悎RoHS瑕�(gu墨)瀹� |
姘村垎鏁忔劅鎬ф按骞�(MSL) | 4(72灏忔檪) |
鍩轰簬鍙厤缃偤鍒嗗竷寮忓瓨鍎插櫒鐨勭湡瀵�6杓稿叆鏌ユ壘琛�(LUT)鎶�琛撶殑楂樼礆楂樻�ц兘FPGA閭忚集銆�
鍏锋湁鍏�(n猫i)缃瓼IFO閭忚集鐨�36 Kb闆欑鍙lock RAM锛岀敤浜庣墖涓婃暩(sh霉)鎿�(j霉)绶╂矕銆�
楂樻�ц兘SelectIO鎶�琛�锛屾敮鎸侀珮閬�1866 Mb / s鐨凞DR3鎺ュ彛銆�
鍏�(n猫i)缃殑澶氬崈鍏嗕綅鏀剁櫦(f膩)鍣ㄧ殑楂橀�熶覆琛岄�ｆ帴寰�600 Mb / s鍒版渶澶ч�熺巼6.6 Gb / s锛屾渶楂樺彲閬�28.05 Gb / s锛屾彁渚涗簡閲濆皪鑺墖闁撴帴鍙ｉ�茶浜嗗劒(y艒u)鍖栫殑鐗规畩浣庡姛鑰楁ā寮忋��
鐢ㄦ埗鍙厤缃殑妯℃摤鎺ュ彛(XADC)锛屽皣闆�12浣�1MSPS妯℃暩(sh霉)杞�(zhu菐n)鎻涘櫒鑸囩墖涓婃韩搴﹀偝鎰熷櫒鍜岄浕婧愬偝鎰熷櫒绲愬悎鍦ㄤ竴璧�銆�
鍏锋湁25 x 18涔樻硶鍣�锛�48浣嶇疮鍔犲櫒鍜岄爯鍔犲櫒鐨凞SP slice锛岀敤浜庨珮鎬ц兘婵炬尝锛屽寘鎷劒(y艒u)鍖栫殑灏嶇ū绯绘暩(sh霉)婵炬尝銆�
寮峰ぇ鐨勬檪閻樼鐞嗗(CMT)锛岀祼鍚堜簡閹栫浉鐠�(hu谩n)(PLL)鍜屾贩鍚堟ā寮忔檪閻樼鐞嗗櫒(MMCM)妯″锛屽彲瀵︾従(xi脿n)楂樼簿搴﹀拰浣庢姈鍕曘��
PCI Express(PCIe)鐨勯泦鎴愭ā濉�锛屾渶澶氬彲鐢ㄤ簬x8 Gen3绔粸鍜屾牴绔彛瑷▓銆�
澶氱ó閰嶇疆閬搁爡锛屽寘鎷皪鍟嗗搧瀛樺劜鍣ㄧ殑鏀寔锛屽叿鏈塇MAC / SHA-256韬唤椹楄瓑鐨�256浣岮ES鍔犲瘑浠ュ強鍏�(n猫i)缃殑SEU妾㈡脯鍜屾牎姝�銆�
浣庢垚鏈紝寮曠窔閸靛悎锛岀劇钃嬪�掕鑺墖鍜岄珮淇¤櫉瀹屾暣鎬у�掕鑺墖灏佽锛屽彲杓曟澗鍦ㄥ悓涓�灏佽鐨勭郴鍒楁垚鍝′箣闁撻�茶閬风Щ銆傛墍鏈夎粺浠跺寘鍧囩劇閴�锛岃�岄伕瀹氱殑杌熶欢鍖呭墖鐐篜b閬搁爡銆�
灏堢偤楂樻�ц兘鍜屾渶浣庡姛鑰楄�岃ō瑷�锛屽叿鏈�28 nm锛孒KMG锛孒PL宸ヨ棟锛�1.0V鏍稿績闆诲铏曠悊鎶�琛撳拰0.9V鏍稿績闆诲閬镐欢锛屼互瀵︾従(xi脿n)鏇翠綆鐨勫姛鑰�銆�
XC6VLX130T-2FF784I绗﹁櫉
XC6VLX130T-2FF784I鑵冲嵃
鍨嬭櫉 | 鍒堕�犲晢 | 鍝佸悕 | 鎻忚堪 |
XC3SD1800A-4FG676I | 璩介潏鎬� | FPGA鑺墖 | 1.8M Gates 37440 Cells 667MHz 90nm Technology 1.2V 676Pin FBGA |
XC3SD1800A-5FG676C | 璩介潏鎬� | FPGA鑺墖 | 1.8M Gates 37440 Cells 770MHz 90nm Technology 1.2V 676Pin FBGA |
XC3SD1800A-4FGG676I | 璩介潏鎬� | FPGA鑺墖 | 1.8M Gates 37440 Cells 667MHz 90nm Technology 1.2V 676Pin FBGA |
