鏅傞枔锛�2025/4/3 9:54:56
闁辫畝锛�39
XC6VLX195T-3FF1156C 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Virtex-6 绯诲垪 FPGA 鑺墖涓殑涓�鍊嬪瀷铏熴�傝┎绯诲垪 FPGA 鎻愪緵楂樻�ц兘銆侀珮瀵嗗害鐨勯倧杓硣婧�锛岄仼鐢ㄤ簬閫氫俊銆佹暩(sh霉)鎿�(j霉)涓績銆佸伐妤�(y猫)鎺у埗銆佸唬鎾闋昏檿鐞嗙瓑澶氱ó闋樺煙銆�
銆�銆�XC6VLX195T-3FF1156C 灞簬 LX锛堜綆鍔熻�楋級瀛愮郴鍒�锛屼富瑕侀潰鍚戜腑绛夎(gu墨)妯¤ō瑷堟噳鐢ㄣ�傚畠鏀寔澶氱ó楂橀�熸帴鍙ｅ拰闈堟椿鐨� DSP 璩囨簮閰嶇疆锛屽苟涓旈泦鎴愪簡璞愬瘜鐨勫瑷姛鑳芥ā濉娿��
鑺墖鍨嬭櫉锛歑C6VLX195T-3FF1156C
銆�銆�灏佽椤炲瀷锛欶FG1156 (1156 寮曡叧)
銆�銆�閫熷害绛夌礆锛�-3
銆�銆�閭忚集鍠厓鏁�(sh霉)閲忥細绱� 195,000 鍊�
銆�銆�鍏�(n猫i)閮ㄥ瓨鍎插櫒瀹归噺锛�12.7 Mb (BRAM)
銆�銆�DSP Slice 鏁�(sh霉)閲忥細960 鍊�
銆�銆�鏈�澶х敤鎴� I/O 鏁�(sh霉)閲忥細840
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
銆�銆�闆绘簮闆诲锛�1.0V 鏍稿績闆诲 / 1.8V 杓斿姪闆诲
1. 楂樻�ц兘鏋舵(g貌u)锛氬熀浜� 40nm 宸ヨ棟鎶�琛�(sh霉)鍒堕��锛屾彁渚涢珮閬� 650 MHz 鐨勬檪閻橀牷鐜囥��
銆�銆�2. 澶ц(gu墨)妯￠倧杓泦鎴愶細鍖呭惈杩� 20 钀倧杓柈鍏�锛岄仼鍚堝京闆滅畻娉曞鐝�(xi脿n)銆�
銆�銆�3. 鍏�(n猫i)缃瓨鍎插櫒锛氭彁渚涜秴閬� 12Mb 鐨勫垎甯冨紡鍜屽鐙� RAM锛屽彲鐢ㄤ簬鏁�(sh霉)鎿�(j霉)绶╂矕鍜岀珐瀛�銆�
銆�銆�4. DSP 璩囨簮璞愬瘜锛氭搧鏈� 960 鍊� DSP Slice锛屽彲楂樻晥鍩�(zh铆)琛屼箻娉曠疮鍔犻亱绠�銆�
銆�銆�5. 鏀寔楂橀�熶覆琛屾帴鍙ｏ細鍖呮嫭 PCIe Gen2銆丟TX 鏀剁櫦(f膩)鍣紙鏈�楂樺彲閬� 6.6 Gbps锛�銆�
銆�銆�6. 鍔熻�楀劒(y艒u)鍖栵細LX 瀛愮郴鍒楃稉(j墨ng)閬庣壒鍒ヨō瑷堜互闄嶄綆鍔熻��锛岄仼鐢ㄤ簬灏嶈兘鏁堣姹傝純楂樼殑鍫存櫙銆�
銆�銆�7. 鍙潬鎬ч珮锛氱鍚堝伐妤�(y猫)绱氭婧栵紝鑳藉鍦ㄥ娉涚殑宸ヤ綔婧害鑼冨湇鍏�(n猫i)绌�(w臎n)瀹氶亱琛�銆�
1. 鏁�(sh霉)鎿�(j霉)閫氫俊瑷倷锛氬璺敱鍣ㄣ�佷氦鎻涙涓殑鏁�(sh霉)鎿�(j霉)鍖呰檿鐞嗘ā濉�銆�
銆�銆�2. 宓屽叆寮忕郴绲�(t菕ng)闁嬬櫦(f膩)锛氫綔鐐轰富鎺ц姱鐗囨垨鍗�(xi茅)铏曠悊鍣ㄤ娇鐢�銆�
銆�銆�3. 鍦栧儚鑸囦俊铏熻檿鐞嗭細渚嬪閱�(y墨)鐧傛垚鍍�銆佽闋荤法纰艰В纰间换鍕�銆�
銆�銆�4. 娓│娓噺鍎�鍣細鐢ㄤ簬瀵︽檪鏁�(sh霉)鎿�(j霉)閲囬泦鑸囧垎鏋�銆�
銆�銆�5. 宸ユキ(y猫)鑷嫊鍖栨帶鍒讹細瀵︾従(xi脿n)寰╅洔鐨勯亱鍕曟帶鍒舵垨鍗�(xi茅)璀拌綁(zhu菐n)鎻涘姛鑳�銆�
銆�銆�6. 楂橀�熸帴鍙ｆ⿱鎺ワ細鍦ㄤ笉鍚岀附绶氫箣闁撻�茶楂樻晥鏁�(sh霉)鎿�(j霉)鍌宠几銆�
XC6VLX195T-2FF1156C
銆�銆�XC6VLX195T-3FFG1156C
