XC6VLX240T-1FF1759C 鏅�(sh铆)闁擄細2025/6/9 14:54:07 闁辫畝锛�2

XC6VLX240T-1FF1759C鏄疿ilinx鍏徃鎺ㄥ嚭鐨刅irtex-6绯诲垪FPGA鑺墖涓殑涓€鍊�(g猫)鍨嬭櫉銆傝┎绯诲垪鐨凢PGA閲囩敤浜嗗厛閫�(j矛n)鐨�40nm宸ヨ棟鎶€琛�(sh霉)锛屽叿鍌欓珮鎬ц兘銆佷綆鍔熻€楃殑鐗归粸(di菐n)銆俋C6VLX240T灞簬楂樼鍨嬭櫉锛岄仼鐢ㄤ簬闇€瑕佸ぇ閲忛倧杓硣婧愬拰楂橀€熸暩(sh霉)鎿�(j霉)铏曠悊鐨勬噳(y墨ng)鐢ㄥ牬鏅�銆傚叾鍏�(n猫i)閮ㄩ泦鎴愪簡璞愬瘜鐨凞SP Slice銆丅lock RAM浠ュ強I/O璩囨簮锛岃兘澶犳豢瓒冲京(f霉)闆滅郴绲�(t菕ng)瑷�(sh猫)瑷�(j矛)鐨勯渶姹�銆�
銆€銆€姝ゅ锛岃┎鍣ㄤ欢鏀寔澶氱ó楂樼礆鍔熻兘锛屼緥濡傚祵鍏ュ紡瀛樺劜鍣�銆丳CI Express纭牳妯″绛�锛屽彲浠ュ唬娉涙噳(y墨ng)鐢ㄤ簬閫氫俊銆佽粛浜�銆佽埅绌鸿埅澶┿€佸伐妤�(y猫)鎺у埗鍙婇珮鎬ц兘瑷�(j矛)绠楃瓑闋�(l菒ng)鍩�銆�

鍙冩暩(sh霉)

灏佽锛欶FG1759
銆€銆€鍏�(n猫i)鏍搁浕澹擄細1.0V
銆€銆€I/O闆诲锛�1.8V/2.5V/3.3V
銆€銆€閰嶇疆妯″紡锛歋lave Serial, Master SelectMAP, Slave BPI
銆€銆€宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +85掳C
銆€銆€FPGA瀵嗗害锛�240K Logic Cells
銆€銆€DSP Slices鏁�(sh霉)閲忥細1920
銆€銆€Block RAM瀹归噺锛氱磩13.2Mb
銆€銆€閰嶇疆Flash锛氫笉鍏�(n猫i)缃紝闇€澶栨帴閰嶇疆鑺墖
銆€銆€寮曡叧鏁�(sh霉)锛�1759

鐗规€�

XC6VLX240T鍏锋湁浠ヤ笅涓昏鐗规€э細
銆€銆€1. 楂樻€ц兘鏋舵(g貌u)锛氶噰鐢ㄥ彲鎿�(ku貌)灞曠殑6杓稿叆鏌ユ壘琛紙LUT锛夌祼(ji茅)妲�(g貌u)锛屾敮鎸佸京(f霉)闆滅殑绲勫悎閭忚集銆�
銆€銆€2. 寮�(qi谩ng)澶х殑DSP鑳藉姏锛氭瘡鍊�(g猫)DSP Slice鍖呭惈27x18涔樻硶鍣ㄥ拰48浣嶅姞娉曞櫒/绱姞鍣�锛岄仼鍚堝(sh铆)鐝�(xi脿n)楂樼簿搴︽暩(sh霉)瀛椾俊铏熻檿鐞�銆�
銆€銆€3. 璞愬瘜鐨勫祵鍏ュ紡瀛樺劜鍣細鎻愪緵鍒嗗竷寮廟AM銆丅lock RAM鍜孯OM閬搁爡(xi脿ng)锛屾敮鎸佸悇绋瓨鍎查渶姹�銆�
銆€銆€4. 澶氱ó鎺ュ彛鏀寔锛氬寘鎷珿TP鏀剁櫦(f膩)鍣紙鏈€楂�11.17Gbps锛�銆丳CIe纭牳銆佸崈鍏嗕互澶恫(w菐ng)MAC绛�锛屾柟渚胯垏澶栭儴瑷�(sh猫)鍌欎簰鑱�(li谩n)銆�
銆€銆€5. 鍔熻€楀劒(y艒u)鍖栵細閫氶亷鍕曟厠(t脿i)鍔熻€楃鐞嗘妧琛�(sh霉)闄嶄綆鏁撮珨鑳借€�銆�
銆€銆€6. 鍏�(n猫i)缃檪(sh铆)閻樼鐞嗗柈鍏冿細闆嗘垚PLL鍜孧MCM锛屾彁渚涢潏娲荤殑鏅�(sh铆)閻樺垎闋�銆佸€嶉牷鍙婄浉浣嶈(di脿o)鏁村姛鑳�銆�

鎳�(y墨ng)鐢�

XC6VLX240T-1FF1759C涓昏鎳�(y墨ng)鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆€銆€1. 閫氫俊鍩虹(ch菙)瑷�(sh猫)鏂斤細濡傜劇绶氬熀绔�銆佽矾鐢卞櫒銆佷氦鎻涙(j墨)绛夈€�
銆€銆€2. 鏁�(sh霉)鎿�(j霉)涓績鍔犻€燂細鐢ㄤ簬鏈嶅嫏(w霉)鍣ㄨ矤(f霉)杓夊潎琛�銆佺恫(w菐ng)绲�(lu貌)娴侀噺鍒嗘瀽绛変换鍕�(w霉)銆�
銆€銆€3. 瑕栭牷铏曠悊锛氭敮鎸侀珮娓呰闋荤法纰笺€佽В纰煎強鍦栧儚澧炲挤(qi谩ng)銆�
銆€銆€4. 宸ユキ(y猫)鑷嫊鍖栵細鐢ㄤ綔閬�(y霉n)鍕曟帶鍒跺櫒鎴�?q奴)宕焤(sh铆)鏁�(sh霉)鎿�(j霉)閲囬泦绯荤当(t菕ng)鐨勬牳蹇冭檿鐞嗗櫒銆�
銆€銆€5. 閱�(y墨)鐧傛垚鍍忥細瀵�(sh铆)鐝�(xi脿n)瓒呰伈娉�銆丆T鎺冩弿绛夐啱(y墨)鐧傝ō(sh猫)鍌欎腑鐨勫湒鍍忛噸寤虹畻娉�銆�
銆€銆€6. 鑸┖鑸ぉ锛氬湪琛�(w猫i)鏄熼€氫俊銆佸皫(d菐o)鑸郴绲�(t菕ng)涓櫦(f膩)鎻噸瑕佷綔鐢�銆�