XC6VLX240T-1FFG1759C 鏅傞枔锛�2025/5/15 15:23:59 闁辫畝锛�23

XC6VLX240T-1FFG1759C 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Virtex-6 绯诲垪 FPGA 鑺墖涓殑涓€娆鹃珮鎬ц兘鍨嬭櫉銆俈irtex-6 FPGA 閲濆皪楂樺付瀵拰瑷堢畻瀵嗛泦鍨嬫噳(y墨ng)鐢ㄩ€茶浜嗗劒(y艒u)鍖�锛屽唬娉涙噳(y墨ng)鐢ㄤ簬閫氫俊銆佽埅绌鸿埅澶╄垏鍦嬮槻銆佸唬鎾互鍙婂伐妤�(y猫)闋�(l菒ng)鍩熴€傝┎鍨嬭櫉閲囩敤 40nm 鍒堕€犲伐钘�锛屽叿鏈夎睈瀵岀殑閭忚集璩囨簮銆佸祵鍏ュ紡瀛樺劜鍣ㄥ鍜� DSP 妯″锛屽悓鏅傛敮鎸侀珮閫熶覆琛屾敹鐧�(f膩)鍣ㄥ姛鑳�銆�

鍙冩暩(sh霉)

鍨嬭櫉锛歑C6VLX240T-1FFG1759C
銆€銆€鍝佺墝锛歑ilinx
銆€銆€绯诲垪锛歏irtex-6
銆€銆€鍒剁▼锛�40nm
銆€銆€閭忚集鍠厓鏁�(sh霉)閲忥細绱� 240,000
銆€銆€Block RAM锛氱磩 13.6Mb
銆€銆€DSP Slice 鏁�(sh霉)閲忥細1,920
銆€銆€I/O 寮曡叧鏁�(sh霉)锛氭渶澶ф敮鎸� 840
銆€銆€閰嶇疆妯″紡锛歋erial SelectMAP銆丮aster/Slave SPI銆丅PI銆丗PGA 澶栬ō(sh猫)鎺ュ彛绛�
銆€銆€灏佽椤炲瀷锛欶FG1759 (1759 寮曡叧)
銆€銆€宸ヤ綔婧害鑼冨湇锛氬晢妤�(y猫)绱氾紙0掳C 鑷� 95掳C锛�
銆€銆€鏅傞悩闋荤巼锛氭渶楂樻敮鎸佹暩(sh霉)鐧� MHz

鐗规€�

XC6VLX240T-1FFG1759C 鎻愪緵浜嗗崜瓒婄殑鎬ц兘鍜岄潏娲绘€�銆傚畠闆嗘垚浜嗗ぇ閲忕殑閭忚集鍠厓锛屽彲浠ュ鐝�(xi脿n)寰�(f霉)闆滅殑鏁�(sh霉)瀛椾俊铏熻檿鐞嗕换鍕�(w霉)銆�
銆€銆€鍏跺収(n猫i)缃殑楂橀€熶覆琛屾敹鐧�(f膩)鍣ㄦ敮鎸侀珮閬� 6.5Gbps 鐨勬暩(sh霉)鎿�(j霉)鍌宠几閫熺巼锛岄潪甯搁仼鍚堥渶瑕侀珮甯跺鐨勬噳(y墨ng)鐢ㄥ牬鏅�銆�
銆€銆€姝ゅ锛岃姱鐗囦腑鐨� DSP Slice 妯″灏堢偤鏁�(sh霉)瀛�(xu茅)閬嬬畻瑷�(sh猫)瑷�锛岃兘澶犻’钁楁彁楂樻诞榛為亱绠楀拰婵炬尝鍣ㄥ鐝�(xi脿n)鐨勬晥鐜�銆�
銆€銆€Virtex-6 FPGA 閭勬敮鎸佸绋厛閫茬殑鍔熻€楃鐞嗘妧琛�(sh霉)锛屽寘鎷嫊鎱�(t脿i)鍔熻€楄(di脿o)绡€(ji茅)鍜屽垎鍗€(q奴)鍔熻€楃洠(ji膩n)鎺у姛鑳�锛屽緸鑰屽公鍔╃敤鎴堕檷浣庣郴绲�(t菕ng)鑳借€椼€�
銆€銆€姝ゅ櫒浠跺吋瀹瑰绋妤�(y猫)妯欐簴鍗�(xi茅)璀�锛屽苟鍙€氶亷 IP 鏍歌紩鏉炬摯灞曞姛鑳�锛屼緥濡� PCIe銆佷互澶恫(w菐ng) MAC 鍜� SATA 鎺у埗鍣�銆�

鎳�(y墨ng)鐢�

XC6VLX240T-1FFG1759C 寤ｆ硾鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆€銆€1. 閫氫俊鍩虹(ch菙)瑷�(sh猫)鏂斤細濡傜劇绶氬熀绔�銆佽矾鐢卞櫒鍜屼氦鎻涙涓殑鏍稿績铏曠悊妯″銆�
銆€銆€2. 瑕栭牷鑸囧湒鍍忚檿鐞嗭細鏀寔楂樻竻瑕栭牷绶ㄧ⒓瑙ｇ⒓銆佸鏅傚湒鍍忓垎鏋愮瓑鍔熻兘銆�
銆€銆€3. 宸ユキ(y猫)鑷嫊鍖栵細鐢ㄤ綔鎺у埗绯荤当(t菕ng)鐨勪富鎺ц姱鐗囨垨鍗�(xi茅)铏曠悊鍣ㄣ€�
銆€銆€4. 鑸┖鑸ぉ鑸囧湅闃诧細閬╃敤浜庨浄閬斾俊铏熻檿鐞�銆佽(w猫i)鏄熼€氫俊绛夎嫑鍒荤挵(hu谩n)澧冧笅鐨勬噳(y墨ng)鐢ㄣ€�
銆€銆€5. 閱�(y墨)鐧傝ō(sh猫)鍌欙細濡傝秴鑱叉垚鍍�銆丆T 鎺冩弿鍎€涓殑淇¤櫉閲囬泦鑸囪檿鐞嗛儴鍒�銆�