鏅傞枔锛�2025/5/16 13:57:02
闁辫畝锛�24
XC6VLX550T-2FFG1759E鏄疿ilinx鍏徃Virtex-6绯诲垪FPGA涓殑涓�鍊嬪瀷铏熴�傝┎鍣ㄤ欢鍩轰簬鍏堥�茬殑40nm宸ヨ棟鍒堕��锛屽叿鏈夐珮鎬ц兘銆侀珮瀵嗗害鐨勭壒榛�锛岄仼鐢ㄤ簬寰╅洔鍜岄珮瑕佹眰鐨勬暩(sh霉)瀛椾俊铏熻檿鐞嗗拰閭忚集瑷▓浠诲嫏銆�
銆�銆�Virtex-6绯诲垪FPGA闆嗘垚浜嗚睈瀵岀殑璩囨簮锛屽寘鎷ぇ閲忕殑閭忚集鍠厓銆丏SP妯″銆佸RAM浠ュ強楂橀�熶覆琛屾敹鐧�(f膩)鍣ㄧ瓑銆俋C6VLX550T鍏烽珨鍨嬭櫉琛ㄧず鍏舵搧鏈�55钀�嬮倧杓柈鍏�锛屽苟涓旈噰鐢ㄤ簡FFG1759灏佽褰㈠紡锛岄�熷害绛夌礆鐐�-2銆�
鍨嬭櫉锛歑C6VLX550T-2FFG1759E
銆�銆�绯诲垪锛歏irtex-6
銆�銆�宸ヨ棟锛�40nm
銆�銆�閭忚集鍠厓鏁�(sh霉)閲忥細550K
銆�銆�閫熷害绛夌礆锛�-2
銆�銆�灏佽锛欶FG1759
銆�銆�閰嶇疆闁冨瓨锛氱劇鍏х疆閰嶇疆闁冨瓨
銆�銆�I/O寮曡叧鏁�(sh霉)锛�1396
銆�銆�RAM瀹归噺锛�36Mb
銆�銆�DSP Slice鏁�(sh霉)閲忥細1824
銆�銆�涓茶鏀剁櫦(f膩)鍣ㄦ暩(sh霉)閲忥細48
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
XC6VLX550T-2FFG1759E鍏峰倷寮峰ぇ鐨勫彲绶ㄧ▼鑳藉姏锛岄仼鍚堝绋珮绔噳鐢ㄩ渶姹�銆�
銆�銆�1. 楂樻�ц兘鏋舵锛氭敮鎸侀珮閬�1GHz鐨勬檪閻橀牷鐜�锛屾彁渚涘崜瓒婄殑瑷堢畻鑳藉姏鍜屾暩(sh霉)鎿�(j霉)鍚炲悙閲忋��
銆�銆�2. 璞愬瘜鐨処/O鎺ュ彛锛氭敮鎸佸绋婧栧崝(xi茅)璀�锛屽PCIe銆丼ATA銆佸崈鍏嗕互澶恫(w菐ng)绛�锛屼究浜庣郴绲�(t菕ng)闆嗘垚銆�
銆�銆�3. 鍏х疆纭牳IP锛氬寘鎷珮绱氬姞瀵嗘婧栵紙AES锛�銆佷笁妯′互澶恫(w菐ng)MAC绛�锛屾笡灏戦枊鐧�(f膩)鏅傞枔鍜屾垚鏈�銆�
銆�銆�4. 瓒呴珮閫熶覆琛屾敹鐧�(f膩)鍣細鏀寔閫熺巼楂橀仈11.2Gbps锛屾豢瓒虫暩(sh霉)鎿�(j霉)涓績銆侀�氫俊瑷倷绛夐牁鍩熺殑闇�姹�銆�
銆�銆�5. 浣庡姛鑰楁ā寮忥細閫氶亷鍕曟厠(t脿i)闆绘簮绠＄悊鎶�琛撻檷浣庢暣楂斿姛鑰�銆�
銆�銆�6. 瀹夊叏鍔熻兘锛氭彁渚涗綅娴佸姞瀵嗗拰瑾嶈瓑鍔熻兘锛屼繚璀风煡璀樼敘(ch菐n)娆�銆�
銆�銆�浠ヤ笂鐗规�т娇寰楁FPGA闈炲父閬╁悎浜庡京闆滅殑绠楁硶瀵︾従(xi脿n)銆佸湒鍍忚檿鐞�銆佸鏅備俊铏熷垎鏋愮瓑鍫存櫙銆�
XC6VLX550T-2FFG1759E寤ｆ硾鎳夌敤浜庝互涓嬮牁鍩燂細
銆�銆�1. 閫氫俊鍩虹瑷柦锛氬鍩虹珯銆佽矾鐢卞櫒鍜屼氦鎻涙绛�锛岀敤浜庢暩(sh霉)鎿�(j霉)鍖呰檿鐞�銆佹祦閲忕鐞嗗拰鍗�(xi茅)璀拌綁鎻�銆�
銆�銆�2. 楂樻�ц兘瑷堢畻锛氬湪鏈嶅嫏鍣ㄥ拰瓒呯礆瑷堢畻姗熶腑鍩�(zh铆)琛屽苟琛岃▓绠椾换鍕�锛屽姞閫熺瀛告ā鎿拰鏁�(sh霉)鎿�(j霉)鍒嗘瀽銆�
銆�銆�3. 瑕栭牷鍜屽湒鍍忚檿鐞嗭細寤ｆ挱绱氳闋荤法纰艰В纰�銆佺壒鏁堢敓鎴愬強閱�(y墨)鐧傛垚鍍忚檿鐞�銆�
銆�銆�4. 宸ユキ(y猫)鑷嫊鍖栵細瀵︽檪鎺у埗銆佹鍣ㄤ汉閬嬪嫊瑕�(gu墨)鍔冨拰宸ュ粻鐩�(ji膩n)鎺х郴绲�(t菕ng)銆�
銆�銆�5. 鍦嬮槻鍜岃埅澶╋細闆烽仈淇¤櫉铏曠悊銆佸皫鑸郴绲�(t菕ng)鍜岃(w猫i)鏄熼�氫俊瑷倷銆�
銆�銆�鐢变簬鍏堕珮搴﹂潏娲绘�у拰寮峰ぇ鎬ц兘锛岃┎鑺墖鎴愮偤鐪惧琛屾キ(y猫)瑙ｆ焙寰╅洔鍟忛鐨勭悊鎯抽伕鎿�銆�
XC6VLX550T-3FFG1759E
銆�銆�XC6VLX550T-1FFG1759E
