鏅傞枔锛�2025/5/20 17:06:24
闁辫畝锛�22
XC6VSX315T-1FFG1156C 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Virtex-6 绯诲垪 FPGA 鑺墖銆傝┎绯诲垪鑺墖閲囩敤 40nm 宸ヨ棟鍒堕��锛屽叿鏈夐珮鎬ц兘銆侀珮瀵嗗害閭忚集鍠厓鍜岃睈瀵岀殑 DSP Slice 鍜� Block RAM 璩囨簮锛岄仼鐢ㄤ簬寰╅洔淇¤櫉铏曠悊銆侀�氫俊绯荤当(t菕ng)銆佸湒鍍忚檿鐞嗙瓑鎳夌敤銆�
銆�銆�Virtex-6 绯诲垪 FPGA 鎻愪緵澶氱ó閰嶇疆閬搁爡锛屾敮鎸� PCIe銆佸崈鍏嗕互澶恫(w菐ng)銆侀珮閫熶覆琛屾敹鐧�(f膩)鍣ㄧ瓑鍔熻兘妯″銆俋C6VSX315T 鐗瑰畾鍨嬭櫉涓昏闈㈠悜楂樼瑷堢畻闇�姹傦紝鎻愪緵澶氶仈 315K 鐨勯倧杓柈鍏冧互鍙婂ぇ瀹归噺鐨勫祵鍏ュ紡瀛樺劜鍣ㄥ拰 DSP 妯″璩囨簮銆�
鍨嬭櫉锛歑C6VSX315T-1FFG1156C
銆�銆�宸ヨ棟锛�40nm
銆�銆�閭忚集鍠厓鏁�(sh霉)閲忥細315K
銆�銆�DSP Slice 鏁�(sh霉)閲忥細1920
銆�銆�Block RAM 瀹归噺锛氱磩 8.3Mb
銆�銆�閰嶇疆闁冨瓨锛氫笉闆嗘垚
銆�銆�I/O 鏁�(sh霉)閲忥細鏈�澶� 760 鍊嬬敤鎴� I/O
銆�銆�宸ヤ綔婧害鑼冨湇锛氬晢妤�(y猫)绱氾紙0掳C 鑷� 85掳C锛�
銆�銆�灏佽椤炲瀷锛欶FG1156
銆�銆�閫熷害绛夌礆锛�-1
Virtex-6 绯诲垪 FPGA 闆嗘垚浜嗚睈瀵岀殑鍔熻兘妯″锛屽寘鎷珮閫熶覆琛屾敹鐧�(f膩)鍣紙鏈�楂樻敮鎸� 6.5Gbps锛夈�丳CIe Endpoint/Root Complex 鏀寔銆丏DR3 鍏�(n猫i)瀛樻帶鍒跺櫒銆佸鏅傞悩鍩熺鐞嗚兘鍔涚瓑銆�
銆�銆�XC6VSX315T 鍨嬭櫉閭勫叿鍌欎互涓嬬壒榛烇細
銆�銆�1. 楂樻�ц兘閭忚集绲�(ji茅)妲�(g貌u)锛屾敮鎸佸京闆滅畻娉曞鐝�(xi脿n)銆�
銆�銆�2. 澶ц(gu墨)妯� DSP Slice锛岄仼鐢ㄤ簬鐭╅櫍閬嬬畻銆丗FT 绛変俊铏熻檿鐞嗕换鍕欍��
銆�銆�3. 鏀寔澶氱ó鎺ュ彛鍗�(xi茅)璀�锛屽 SATA銆乁SB 3.0 鍜� CPRI/LTE 绛�銆�
銆�銆�4. 鍙法绋嬬‖浠舵灦妲�(g貌u)锛屼究浜庡揩閫熷師鍨嬮枊鐧�(f膩)鍜岄潏娲昏ō瑷堣(di脿o)鏁�銆�
銆�銆�5. 鎻愪緵鍔熻�楀劒(y艒u)鍖栨ā寮�锛岄仼鍚堝皪鑳芥晥姣旇姹傝純楂樼殑鎳夌敤鍫存櫙銆�
銆�銆�姝ゅ锛岃┎鑺墖鍏煎 Xilinx 闁嬬櫦(f膩)宸ュ叿閺堬紙濡� Vivado 鎴� ISE锛�锛屾柟渚跨敤鎴堕�茶瑷▓杓稿叆銆佷豢鐪�銆佺稖鍚堝拰甯冨眬甯冪窔銆�
XC6VSX315T-1FFG1156C 寤ｆ硾鎳夌敤浜庨渶瑕侀珮鎬ц兘瑷堢畻鍜屽京闆滈倧杓帶鍒剁殑鍫存櫙锛屽叿楂斿寘鎷細
銆�銆�1. 閫氫俊鍩虹瑷柦锛氬熀甯惰檿鐞嗗柈鍏冦�佽矾鐢卞櫒銆佷氦鎻涙绛夈��
銆�銆�2. 鍦栧儚鑸囪闋昏檿鐞嗭細瀵︽檪绶ㄧ⒓瑙ｇ⒓銆佽▓绠楁瑕栬鍒嗘瀽銆侀啱(y墨)鐧傛垚鍍忚ō鍌欍��
銆�銆�3. 鏁�(sh霉)鎿�(j霉)涓績鍔犻�燂細鐢ㄤ簬姗熷櫒瀛哥繏鎺ㄧ悊銆佹暩(sh霉)鎿�(j霉)澹撶府鍜屽姞瀵嗕换鍕�銆�
銆�銆�4. 宸ユキ(y猫)鑷嫊鍖栵細閬嬪嫊鎺у埗銆佹鍣ㄤ汉鍗�(xi茅)瑾�(di脿o)绯荤当(t菕ng)銆�
銆�銆�5. 娓│娓噺鍎�鍣細绀烘尝鍣�銆佷俊铏熺櫦(f膩)鐢熷櫒鍜屽崝(xi茅)璀板垎鏋愬剙銆�
銆�銆�鍏跺挤澶х殑鍙法绋嬭兘鍔涘拰璞愬瘜澶栬ō鎺ュ彛浣垮叾鎴愮偤鐪惧闋樺煙涓笉鍙垨缂虹殑鏍稿績鍣ㄤ欢銆�
XC6VSX475T-1FFG1156C
銆�銆�XC6VLX760-1FFG1156C
