XC6VSX315T-3FFG1759C 鏅�(sh铆)闁擄細2025/5/7 9:21:44 闁辫畝锛�21

XC6VSX315T-3FFG1759C 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Virtex-6 绯诲垪楂樼 FPGA 鑺墖銆傝┎绯诲垪鑺墖鍩轰簬 40nm 宸ヨ棟鍒堕€�锛屽叿鍌欓珮閭忚集瀵嗗害銆侀珮閫熶覆琛屾敹鐧�(f膩)鍣ㄥ拰璞愬瘜鐨� DSP 妯″绛夌壒鎬�銆俋C6VSX315T 灞簬 Virtex-6 SX锛圫erial Connectivity锛夊瓙绯诲垪锛屽皥娉ㄤ簬楂樻€ц兘涓茶閫ｆ帴鎳�(y墨ng)鐢ㄣ€傚叾灏佽褰㈠紡鐐� FFG1759锛岄€熷害绛夌礆鐐� -3銆�
銆€銆€瑭插櫒浠堕仼鐢ㄤ簬闇€瑕佸京(f霉)闆滀俊铏熻檿鐞�銆侀珮甯跺鏁�(sh霉)鎿�(j霉)鍌宠几浠ュ強澶ц(gu墨)妯￠倧杓泦鎴愮殑鎳�(y墨ng)鐢ㄥ牬鏅紝渚嬪閫氫俊鍩虹(ch菙)瑷�(sh猫)鏂�銆侀珮绱氬湒鍍忚檿鐞嗗拰鑸┖鑸ぉ绛夐牁(l菒ng)鍩�銆�

鍙冩暩(sh霉)

鍨嬭櫉锛歑C6VSX315T
銆€銆€绯诲垪锛歏irtex-6 SX
銆€銆€宸ヨ棟锛�40nm
銆€銆€閭忚集鍠厓锛氱磩 31.5钀€�(g猫)
銆€銆€DSP Slice 鏁�(sh霉)閲忥細1920鍊�(g猫)
銆€銆€RAM Block 瀹归噺锛氱磩 18MB
銆€銆€涓茶鏀剁櫦(f膩)鍣ㄦ暩(sh霉)閲忥細48鍊�(g猫)
銆€銆€涓茶鏀剁櫦(f膩)鍣ㄩ€熺巼锛氭渶楂� 11.18Gbps
銆€銆€閰嶇疆妯″紡锛歁aster/Slave SPI, SelectMAP, JTAG
銆€銆€宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
銆€銆€灏佽锛欶FG1759
銆€銆€閫熷害绛夌礆锛�-3

鐗规€�

Virtex-6 绯诲垪 FPGA 鐨� XC6VSX315T 鍨嬭櫉鍏锋湁浠ヤ笅闂�(gu膩n)閸电壒鎬э細
銆€銆€1. 楂樻€ц兘鏋舵(g貌u)锛氭敮鎸侀珮閬�(d谩) 500MHz 鐨勬檪(sh铆)閻橀牷鐜囷紝骞堕€氶亷鍎�(y艒u)鍖栫殑浜掗€ｇ祼(ji茅)妲�(g貌u)娓涘皯寤堕伈銆�
銆€銆€2. 寮�(qi谩ng)澶х殑 DSP 鍔熻兘锛氶泦鎴愪簡澶ч噺鐨� DSP48E1 妯″锛屽彲瀵�(sh铆)鐝�(xi脿n)寰�(f霉)闆滅殑鏁�(sh霉)瀛�(xu茅)閬�(y霉n)绠楀拰婵炬尝鍔熻兘銆�
銆€銆€3. 楂橀€熶覆琛岄€ｆ帴锛氭彁渚涘閬�(d谩) 48 鍊�(g猫) GTX 鏀剁櫦(f膩)鍣�锛屾敮鎸佸绋崝(xi茅)璀板 PCIe Gen2銆丼ATA 鍜� Gigabit Ethernet銆�
銆€銆€4. 澶у閲忓祵鍏ュ紡瀛樺劜鍣細鍏�(n猫i)缃� Block RAM 鍜屽垎甯冨紡 RAM锛屾豢瓒充笉鍚屾噳(y墨ng)鐢ㄥ皪瀛樺劜鐨勯渶姹傘€�
銆€銆€5. 鍙法绋� I/O锛氭敮鎸佸绋(bi膩o)婧�(zh菙n)鍜岃嚜瀹氱京闆诲闆诲钩鐨勮几鍏ヨ几鍑烘帴鍙ｃ€�
銆€銆€6. 鍏�(n猫i)缃‖鏍告ā濉婏細閮ㄥ垎鐗堟湰鏀寔闆嗘垚 PowerPC 铏曠悊鍣ㄦ垨涓夋ā鍐椾綑鍔熻兘锛屼互澧炲挤(qi谩ng)鍙潬鎬с€�
銆€銆€7. 浣庡姛鑰楄ō(sh猫)瑷�(j矛)锛氶噰鐢� ASMBL锛圓daptive Silicon Modular Blocks锛夋妧琛�(sh霉)闄嶄綆鍕�(d貌ng)鎱�(t脿i)鍔熻€�銆�
銆€銆€閫欎簺鐗规€т娇寰楄┎鑺墖闈炲父閬╁悎鐢ㄤ簬閫氫俊绯荤当(t菕ng)涓殑璺敱浜ゆ彌銆侀浄閬�(d谩)淇¤櫉铏曠悊浠ュ強瑕栭牷寤ｆ挱绛夐珮鎬ц兘闋�(l菒ng)鍩�銆�

鎳�(y墨ng)鐢�

XC6VSX315T 涓昏鎳�(y墨ng)鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆€銆€1. 閫氫俊鍩虹(ch菙)瑷�(sh猫)鏂斤細鍖呮嫭鍩虹珯銆佽矾鐢卞櫒鍜屽厜绾栫恫(w菐ng)绲�(lu貌)瑷�(sh猫)鍌�銆�
銆€銆€2. 楂樼礆淇¤櫉铏曠悊锛氫緥濡傞浄閬�(d谩)绯荤当(t菕ng)銆佽(w猫i)鏄熼€氫俊鍜岃粺浠跺畾缇╃劇绶氶浕銆�
銆€銆€3. 鍦栧儚鑸囪闋昏檿鐞嗭細鐢ㄤ簬瀵�(sh铆)鏅�(sh铆)鍦栧儚鍒嗘瀽銆佽闋荤法纰艰В纰煎強椤ず鎺у埗銆�
銆€銆€4. 娓│娓噺锛氬湪鑷嫊(d貌ng)鍖栨脯瑭﹁ō(sh猫)鍌欎腑鐢ㄤ綔鏍稿績鎺у埗鍣ㄦ垨淇¤櫉鐢熸垚鍣�銆�
銆€銆€5. 宸ユキ(y猫)鑷嫊(d貌ng)鍖栵細鏀寔寰�(f霉)闆滅殑閬�(y霉n)鍕�(d貌ng)鎺у埗鍜屾(j墨)鍣ㄤ汉绯荤当(t菕ng)銆�
銆€銆€6. 鑸┖鑸ぉ鑸囧湅闃诧細鎲戝€熼珮鍙潬鎬у拰鎶楄蓟灏勮兘鍔�锛岄仼鐢ㄤ簬鑻涘埢鐠�(hu谩n)澧冧笅鐨勪换鍕�(w霉)銆�