XC6VSX475T-1FFG1156I 鏅傞枔锛�2025/5/9 14:43:26 闁辫畝锛�26

XC6VSX475T-1FFG1156I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Virtex-6 绯诲垪楂樼 FPGA 鑺墖锛屽爆浜� SX锛堜覆琛屽偝杓稿劒(y艒u)鍖栵級瀛愮郴鍒椼€傝┎鑺墖涓昏闈㈠悜楂樻€ц兘瑷堢畻銆侀€氫俊鍩虹(ch菙)瑷�(sh猫)鏂藉拰楂樼礆淇¤櫉铏曠悊绛夋噳(y墨ng)鐢ㄩ牁(l菒ng)鍩�銆俈irtex-6 FPGA 鍩轰簬 40nm 鍒剁▼宸ヨ棟锛屽叿鏈夐珮閭忚集瀵嗗害銆佸ぇ瀹归噺瀛樺劜鍣ㄤ互鍙婅睈瀵岀殑 I/O 璩囨簮銆�
銆€銆€Virtex-6 绯诲垪鐨勬灦妲�(g貌u)瑷�(sh猫)瑷堜娇鍏跺湪鎬ц兘鍜屽姛鑰椾箣闁撳鐝�(xi脿n)浜嗚壇濂界殑骞宠　锛屽苟涓旀彁渚涗簡闈堟椿鐨勯厤缃伕闋�锛屾敮鎸佸绋京闆滅殑鏁�(sh霉)瀛椾俊铏熻檿鐞嗕换鍕�(w霉)鍜岄珮閫熸帴鍙ｉ渶姹�銆�

鍙冩暩(sh霉)

鍨嬭櫉锛歑C6VSX475T-1FFG1156I
銆€銆€灏佽锛欶FG1156
銆€銆€閫熷害绛夌礆锛�-1
銆€銆€FPGA 绯诲垪锛歏irtex-6
銆€銆€瀛愮郴鍒楋細SX
銆€銆€閭忚集鍠厓鏁�(sh霉)锛氱磩 47.5 钀€�
銆€銆€Block RAM锛�28.9Mb
銆€銆€DSP Slice 鏁�(sh霉)閲忥細2340 鍊�
銆€銆€I/O 鏁�(sh霉)閲忥細鏈€澶� 840 鍊�
銆€銆€Transceiver 鏁�(sh霉)閲忥細24 鍊� GTH 鏀剁櫦(f膩)鍣�
銆€銆€宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
銆€銆€鍒剁▼宸ヨ棟锛�40nm

鐗规€�

XC6VSX475T-1FFG1156I 鐨勬牳蹇冪壒鎬у寘鎷細
銆€銆€1. 楂樻€ц兘鏋舵(g貌u)锛氭敮鎸侀珮閬� 550 MHz 鐨勬檪閻橀牷鐜�锛岃兘澶犳豢瓒冲鏅傛暩(sh霉)鎿�(j霉)铏曠悊鍜屽京闆滅畻娉曠殑闇€姹�銆�
銆€銆€2. 璞愬瘜鐨� DSP 璩囨簮锛氶泦鎴愪簡 2340 鍊� DSP Slice锛屾瘡鍊� Slice 鍖呭惈 27x18 浣嶄箻娉曞櫒鍜� 48 浣嶅姞娉曞櫒/绱姞鍣�锛岄潪甯搁仼鍚堢敤浜庢诞榛為亱绠楀拰婵炬尝鍣ㄨō(sh猫)瑷堛€�
銆€銆€3. 澶у閲� Block RAM锛氭彁渚� 28.9Mb 鐨勫祵鍏ュ紡瀛樺劜鍣ㄨ硣婧�锛屾敮鎸侀珮鏁堢殑绶╁瓨鍜屾暩(sh霉)鎿�(j霉)绶╂矕鎿嶄綔銆�
銆€銆€4. 楂橀€熶覆琛屾敹鐧�(f膩)鍣細鍏�(n猫i)缃� 24 鍊� GTH 鏀剁櫦(f膩)鍣紝鏀寔閫熺巼鑼冨湇鐐� 1Gbps 鑷� 14.1Gbps锛岄仼鐢ㄤ簬 PCIe Gen3 鍜� 10GbE 鎺ュ彛銆�
銆€銆€5. 鍙摯灞曟€э細鏀寔澶氳姱鐗囩礆鑱�(li谩n)鍜屽垎甯冨紡瑷堢畻锛屼究浜庢(g貌u)寤烘洿寰╅洔鐨勭郴绲�(t菕ng)銆�
銆€銆€6. 浣庡姛鑰楁ā寮忥細鍏峰倷鍕曟厠(t脿i)鍔熻€楄(di脿o)绡€(ji茅)鍔熻兘锛屽彲浠ユ牴鎿�(j霉)璨犺級闇€姹傝嚜鍕曡(di脿o)鏁村伐浣滈浕澹撳拰闋荤巼浠ョ瘈(ji茅)鐪佽兘婧�銆�

鎳�(y墨ng)鐢�

瑭茶姱鐗囧唬娉涙噳(y墨ng)鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆€銆€1. 閫氫俊瑷�(sh猫)鍌欙細濡傚熀绔欍€佽矾鐢卞櫒鍜屼氦鎻涙涓殑鏁�(sh霉)鎿�(j霉)鍖呰檿鐞嗗拰鍗�(xi茅)璀拌綁(zhu菐n)鎻涖€�
銆€銆€2. 宸ユキ(y猫)鑷嫊鍖栵細瀵︾従(xi脿n)寰╅洔鐨勯亱鍕曟帶鍒剁畻娉曞拰瀵︽檪鐩�(ji膩n)鎺х郴绲�(t菕ng)銆�
銆€銆€3. 閱�(y墨)鐧傛垚鍍忥細鐢ㄤ簬瓒呰伈娉€€丆T 鎺冩弿鍜屽叾浠栭啱(y墨)鐧傚剙鍣ㄤ腑鐨勫湒鍍忛噸寤鸿垏铏曠悊銆�
銆€銆€4. 杌嶄簨鑸囪埅澶╋細鏀寔闆烽仈淇¤櫉铏曠悊銆佽(w猫i)鏄熼€氫俊浠ュ強灏庤埅绯荤当(t菕ng)銆�
銆€銆€5. 楂樻€ц兘瑷堢畻锛氬煼(zh铆)琛岀煩闄ｉ亱绠�銆佺缍�(j墨ng)缍�(w菐ng)绲�(lu貌)鎺ㄧ悊浠ュ強鍏朵粬瀵嗛泦鍨嬭▓绠椾换鍕�(w霉)銆�
銆€銆€6. 瑕栭牷铏曠悊锛氳闋荤法纰艰В纰�銆佸湒鍍忓寮峰強娴佸獟楂斿偝杓搞€�