鍣ㄤ欢椤�(l猫i)鍨嬶細FPGA
銆�銆�绯诲垪锛歏irtex-6 SX
銆�銆�灏佽�濓細FFG1156
銆�銆�閫熷害绛夌礆(j铆)锛�-2
銆�銆�閰嶇疆闁冨瓨锛氫笉鍏�(n猫i)缃�
銆�銆�閭忚集鍠�鍏冩��(sh霉)锛氱磩 475K
銆�銆�鏈�澶х敤鎴� I/O 鏁�(sh霉)锛�932
銆�銆�DSP Slice 鏁�(sh霉)閲忥細2380
銆�銆�Block RAM 瀹归噺锛氱磩 28.8MB
銆�銆�涓茶�屾敹鐧�(f膩)鍣ㄩ�熺巼锛氭渶楂� 11.18Gbps
銆�銆�宸ヤ綔婧�搴﹁寖鍦嶏細宸ユ��(y猫)绱�(j铆)锛�-40掳C 鑷� +100掳C锛�
銆�銆�闆绘簮闆诲�擄細鏍稿績闆诲�� 1.0V锛孖/O 闆诲�� 1.8V/2.5V/3.3V

XC6VSX475T-2FFG1156C 鎻愪緵浜嗘サ楂樼殑鎬ц兘鍜岄潏娲绘�с�傚畠鍏锋湁澶ч噺鐨� DSP Slice 鍜� Block RAM锛岄仼鐢ㄤ簬寰�(f霉)闆滅殑淇¤櫉(h脿o)铏曠悊浠诲嫏(w霉)銆傚悓鏅�(sh铆)锛岃┎ FPGA 閰嶅倷澶氬��(g猫)楂橀�熶覆琛屾敹鐧�(f膩)鍣ㄩ�氶亾锛岃兘澶�?q奴)宕縁(xi脿n)楂橀仈(d谩) 11.18Gbps 鐨勬暩(sh霉)鎿�(j霉)鍌宠几閫熺巼锛岄仼鍚堢敤浜庨珮甯跺��闇�姹傜殑鎺ュ彛銆�
銆�銆�姝ゅ��锛岃┎鑺�鐗囨敮鎸佸�氱ó閰嶇疆妯″紡锛屽寘鎷�寰� PROM 鎴栧�栭儴瀛樺��(ch菙)鍣ㄥ姞杓夐厤缃�鏁�(sh霉)鎿�(j霉)锛屼篃鏀�鎸� JTAG 绶ㄧ▼銆傝姱鐗囧収(n猫i)閮ㄩ泦鎴愪簡璞愬瘜鐨勬檪(sh铆)閻樼�＄悊鍠�鍏冿紝鍙�浠ョ敓鎴愮簿纰虹殑鏅�(sh铆)閻樹俊铏�(h脿o)浠ユ豢瓒充笉鍚屾ā濉婄殑闇�姹�銆�
銆�銆�Virtex-6 绯诲垪閭勬彁渚涗簡楂樼礆(j铆)鍔熻�楃�＄悊鍔熻��锛屽厑瑷辩敤鎴堕�氶亷(gu貌)鍕�(d貌ng)鎱�(t脿i)瑾�(di脿o)鏁村伐浣滈浕澹撳拰闋荤巼渚�(l谩i)鍎�(y艒u)鍖栫郴绲�(t菕ng)鐨勮兘鏁堣〃鐝�(xi脿n)銆傝┎鑺�鐗囧吋瀹瑰�氱ó妯�(bi膩o)婧�(zh菙n)鎺ュ彛鍗�(xi茅)璀�锛屽�� PCIe銆丼ATA 鍜屽崈鍏嗕互澶�缍�(w菐ng)绛�锛岄��(j矛n)涓�姝ュ�炲��(qi谩ng)浜嗗叾鎳�(y墨ng)鐢ㄨ寖鍦�銆�
銆�銆�鍦ㄩ枊(k膩i)鐧�(f膩)鏀�鎸佹柟闈�锛孹ilinx 鎻愪緵浜嗗叏闈㈢殑瑷�(sh猫)瑷�(j矛)宸ュ叿閺�锛屽寘鎷� ISE Design Suite 鍜� Vivado锛屽公鍔╁伐绋嬪斧蹇�閫熷畬鎴愬緸 RTL 瑷�(sh猫)瑷�(j矛)鍒扮‖浠堕��(y脿n)璀夌殑鏁村��(g猫)娴佺▼銆�

瑭� FPGA 鍨嬭櫉(h脿o)寤ｆ硾鎳�(y墨ng)鐢ㄤ簬楂樻�ц兘瑷�(j矛)绠�銆侀�氫俊鍩虹��(ch菙)瑷�(sh猫)鏂斤紙濡傚熀绔欙級銆佹暩(sh霉)鎿�(j霉)涓�蹇冨姞閫熷崱銆佸湒鍍忚檿鐞嗙郴绲�(t菕ng)銆佹脯(c猫)瑭﹁垏娓�(c猫)閲忚ō(sh猫)鍌欎互鍙婅埅绌鸿埅澶╅牁(l菒ng)鍩熶腑鐨勯棞(gu膩n)閸典换鍕�(w霉)鎺у埗鍠�鍏�銆傜敱浜庡叾鍑鸿壊鐨勬�ц兘鍜屽彲闈犳��锛孹C6VSX475T-2FFG1156C 鍦ㄩ渶瑕佸��(sh铆)鏅�(sh铆)鏁�(sh霉)鎿�(j霉)铏曠悊鍜屼綆寤堕伈闊挎噳(y墨ng)鐨勫牬(ch菐ng)鍚堣〃鐝�(xi脿n)鍑鸿壊銆�

XC6VSX475T-3FFG1156C