XC6VSX475T-L1FFG1759I 鏅傞枔锛�2025/4/29 15:13:18 闁辫畝锛�27

XC6VSX475T-L1FFG1759I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Virtex-6 绯诲垪楂樼 FPGA 鑺墖銆傝┎绯诲垪鍣ㄤ欢鍩轰簬 40nm 宸ヨ棟鍒堕€�锛屾彁渚涢珮鎬ц兘銆侀珮閭忚集瀵嗗害鍜岃睈瀵岀殑鍔熻兘妯″銆俋C6VSX475T 灞簬 SX 绯诲垪锛屽皥娉ㄤ簬鏁�(sh霉)瀛椾俊铏熻檿鐞� (DSP) 鍜岄珮鎬ц兘瑷堢畻鎳�(y墨ng)鐢ㄣ€傚叾灏佽褰㈠紡鐐� FFG1759锛屽叿鏈� 1759 鍊嬪紩鑵筹紝閬╃敤浜庡京闆滅殑澶ц(gu墨)妯￠浕瀛愮郴绲�(t菕ng)瑷�(sh猫)瑷�銆�
銆€銆€瑭插瀷铏熸敮鎸佸绋祵鍏ュ紡铏曠悊鍔熻兘锛屽苟涓旈泦鎴愪簡澶у閲忕殑濉� RAM銆侀珮閫熶覆琛屾敹鐧�(f膩)鍣紙GTX锛変互鍙� DSP Slice 绛夌壒鎬�锛岄潪甯搁仼鍚堥€氫俊鍩虹(ch菙)瑷�(sh猫)鏂�銆佸湒鍍忚檿鐞�銆佽闋诲唬鎾€佽粛浜嬭垏鑸┖鑸ぉ绛夐牁(l菒ng)鍩熺殑鎳�(y墨ng)鐢�銆�

鍙冩暩(sh霉)

宸ヨ棟锛�40nm
銆€銆€閭忚集鍠厓鏁�(sh霉)锛氱磩 47.5钀€�
銆€銆€RAM 瀹归噺锛�2340KB
銆€銆€DSP Slice 鏁�(sh霉)閲忥細2300鍊�
銆€銆€I/O 鏁�(sh霉)閲忥細鏈€澶� 840鍊�
銆€銆€閰嶇疆妯″紡锛歋lave Serial, Master SelectMAP, etc.
銆€銆€宸ヤ綔婧害鑼冨湇锛氬晢妤�(y猫)绱氾紙0掳C 鑷� 85掳C锛�
銆€銆€渚涢浕闆诲锛氬収(n猫i)鏍搁浕澹� 1.0V锛岃紨鍔╅浕澹� 2.5V

鐗规€�

XC6VSX475T-L1FFG1759I 鐨勪富瑕佺壒鎬у寘鎷細
銆€銆€1. 楂樻€ц兘鏋舵(g貌u)锛氶噰鐢� Virtex-6 绯诲垪鐗规湁鐨� 6 杓稿叆鏌ユ壘琛� (LUT) 鎶€琛�(sh霉)锛屽彲椤憲鎻愰珮閭忚集鏁堢巼鍜岄亱琛岄€熷害銆�
銆€銆€2. 寮峰ぇ鐨� DSP 鍔熻兘锛氶泦鎴愬閬� 2300 鍊� DSP Slice锛屾瘡鍊� Slice 鍖呭惈 24x18 浣嶄箻娉曞櫒鍜� 48 浣嶇疮鍔犲櫒锛岄仼鍚堟诞榛為亱绠楀拰寰╅洔鏁�(sh霉)瀛哥畻娉曞鐝�(xi脿n)銆�
銆€銆€3. 楂橀€熶覆琛岄€ｆ帴锛氭敮鎸侀珮閬� 11.3Gbps 鐨� GTX 鏀剁櫦(f膩)鍣紝婊胯冻澶氶€氶亾楂橀€熸暩(sh霉)鎿�(j霉)鍌宠几闇€姹�銆�
銆€銆€4. 澶у閲忓瓨鍎茶硣婧愶細閰嶅倷 2340KB 濉� RAM 鍜� 11520 浣嶅垎甯冨紡 RAM锛岃兘澶犻潏娲诲垎閰嶇敤浜庣珐瀛樻垨 FIFO 瑷�(sh猫)瑷�銆�
銆€銆€5. 浣庡姛鑰楀劒(y艒u)鍖栵細閫氶亷鍕曟厠(t脿i)闆绘簮绠＄悊鎶€琛�(sh霉)闄嶄綆鏁撮珨鍔熻€�锛屽悓鏅備繚鎸侀珮鎬ц兘琛ㄧ従(xi脿n)銆�
銆€銆€6. 鍙潬鎬т繚闅滐細鍏峰倷绯鹃尟纰� (ECC) 鍔熻兘锛屽寮风郴绲�(t菕ng)鐨勭┅(w臎n)瀹氭€у拰瀹归尟鑳藉姏銆�

鎳�(y墨ng)鐢�

瑭茶姱鐗囧唬娉涙噳(y墨ng)鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆€銆€1. 閫氫俊瑷�(sh猫)鍌欙細濡傜劇绶氬熀绔�銆佽矾鐢卞櫒銆佷氦鎻涙绛夐渶瑕侀珮甯跺鍜屽鏅傝檿鐞嗚兘鍔涚殑鍫村悎銆�
銆€銆€2. 瑕栭牷铏曠悊锛氭敮鎸侀珮娓�/瓒呴珮娓呰闋荤法纰艰В纰�銆佸湒褰㈡覆鏌撶瓑鍔熻兘銆�
銆€銆€3. 閱�(y墨)鐧傛垚鍍忥細鐢ㄤ簬 CT銆丮RI 绛夐啱(y墨)鐧傚奖鍍忚ō(sh猫)鍌欑殑鏁�(sh霉)鎿�(j霉)閲囬泦鍜岄噸寤虹畻娉曞姞閫熴€�
銆€銆€4. 杌嶄簨鍦嬮槻锛氶浄閬斾俊铏熻檿鐞�銆佸姞瀵嗛€氫俊绛夐牁(l菒ng)鍩熴€�
銆€銆€5. 鏁�(sh霉)鎿�(j霉)涓績锛氱敤浜庢湇鍕�(w霉)鍣ㄨ矤杓夊潎琛�銆佺恫(w菐ng)绲�(lu貌)瀹夊叏铏曠悊绛夋柟闈�銆�
銆€銆€6. 宸ユキ(y猫)鑷嫊鍖栵細寰╅洔鐨勯亱鍕曟帶鍒跺拰宸ユキ(y猫)瑕栬绯荤当(t菕ng)銆�
銆€銆€7. 绉戝鐮旂┒锛氱矑瀛愮墿鐞嗗椹�銆佸ぉ鏂囪娓暩(sh霉)鎿�(j霉)鍒嗘瀽绛夐珮鎬ц兘瑷堢畻浠诲嫏(w霉)銆�