鍨嬭櫉(h脿o)锛歑C7A100T-3FT256E
銆�銆�绯诲垪锛欰rtix-7
銆�銆�閭忚集鍠�鍏冩��(sh霉)锛�104,960
銆�銆�閰嶇疆闁冨瓨锛氱劇(w煤)鍏�(n猫i)缃�
銆�銆�RAM 瀹归噺锛�640 KB
銆�銆�DSP Slice 鏁�(sh霉)閲忥細240
銆�銆�I/O 寮曡叧鏁�(sh霉)锛�256
銆�銆�宸ヤ綔婧�搴﹁寖鍦嶏��-40掳C 鑷� +100掳C
銆�銆�鏍稿績闆诲�擄��1.0V
銆�銆�I/O 闆诲�擄��1.8V / 2.5V / 3.3V
銆�銆�灏佽�濋��(l猫i)鍨嬶細FTG256
銆�銆�閫熷害绛夌礆(j铆)锛�-3

XC7A100T-3FT256E 鎻愪緵浜嗗嚭鑹茬殑鎬ц兘鑸囦綆鍔熻�楃壒鎬�銆傚畠鏀�鎸侀珮閬�(d谩) 6.6 Gbps 鐨勬敹鐧�(f膩)鍣ㄩ�熺巼锛屽苟闆嗘垚浜嗗ぇ閲忕殑 DSP Slice 鍜� Block RAM 璩囨簮锛岄潪甯搁仼鍚堥渶瑕佸京(f霉)闆滆▓(j矛)绠楃殑鎳�(y墨ng)鐢ㄥ牬(ch菐ng)鏅�銆傛�ゅ��锛孉rtix-7 绯诲垪閲囩敤鍏堥��(j矛n)鐨� 28nm 宸ヨ棟鍒堕�狅紝纰轰繚鑺�鐗囧湪楂樻��(sh铆)閻橀牷鐜囦笅浠嶈兘淇濇寔杓冧綆鐨勫嫊(d貌ng)鎱�(t脿i)鍔熻��銆�
銆�銆�瑭插櫒浠舵敮鎸侀潏娲荤殑鏅�(sh铆)閻樼�＄悊鎶�琛�(sh霉) (Clock Management Technology)锛屽寘鎷� PLL 鍜� MMCM 妯″��锛屽彲浠ョ敓鎴愮簿纰虹殑鏅�(sh铆)閻樹俊铏�(h脿o)骞堕��(j矛n)琛岀浉浣嶈��(di脿o)鏁淬�傚叾 I/O 鏀�鎸佸�氱ó妯�(bi膩o)婧�(zh菙n)鍗�(xi茅)璀�锛屽�� PCI Express銆佸崈鍏嗕互澶�缍�(w菐ng)鍜� SATA锛屼娇寰楃郴绲�(t菕ng)闆嗘垚鏇村姞渚挎嵎銆�
銆�銆�闁�(k膩i)鐧�(f膩)宸ュ叿鏂归潰锛孹ilinx 鎻愪緵 Vivado Design Suite 鍜� ISE Design Suite锛屽公鍔╃敤鎴�(h霉)蹇�閫熷��(sh铆)鐝�(xi脿n)瑷�(sh猫)瑷�(j矛)鐩�妯�(bi膩o)锛岀府鐭�鐢�(ch菐n)鍝佷笂甯傛檪(sh铆)闁撱��

XC7A100T-3FT256E 寤ｆ硾鎳�(y墨ng)鐢ㄤ簬宓屽叆寮忚�栬��(ju茅)绯荤当(t菕ng)銆佽粺浠跺畾缇╃劇(w煤)绶�(xi脿n)闆� (SDR)銆侀珮绔�闊抽牷铏曠��銆佸伐妤�(y猫)鑷�鍕�(d貌ng)鍖栨帶鍒跺櫒浠ュ強閱�(y墨)鐧傛垚鍍忚ō(sh猫)鍌欑瓑銆傜敱浜庡叾楂樻�ц兘鍜屼綆鍔熻�楃殑鐗归粸(di菐n)锛屼篃闈炲父閬╁悎渚挎敎寮忓拰闆绘睜渚涢浕鐨勯浕瀛愯ō(sh猫)鍌欍��
銆�銆�鍦ㄩ�氫俊闋�(l菒ng)鍩�锛屽畠鍙�浠ョ敤浜庡熀绔欍�佽矾鐢卞櫒鍜屽叾浠栫恫(w菐ng)绲�(lu貌)鍩虹��(ch菙)瑷�(sh猫)鏂�锛涘湪娑堣不(f猫i)闆诲瓙闋�(l菒ng)鍩�锛屽墖鍙�浣滅偤鍦栧舰鍔犻�熷櫒鎴栧�氬獟楂旇檿鐞嗗櫒浣跨敤锛涜�屽湪宸ユキ(y猫)闋�(l菒ng)鍩�锛屽彲鐢ㄤ簬閬�(y霉n)鍕�(d貌ng)鎺у埗銆佹暩(sh霉)鎿�(j霉)閲囬泦鍙婄洠(ji膩n)鎺х郴绲�(t菕ng)銆�

XC7A100T-2FTG256C
銆�銆�XC7A100T-3CSG324C
銆�銆�XC7A100T-3FGG484I