鏅傞枔锛�2025/4/30 18:01:19
闁辫畝锛�32
XC7A35T-1FG484I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Artix-7 绯诲垪 FPGA 鑺墖涓殑涓�鍊嬪瀷铏�銆侫rtix-7 绯诲垪灞簬楂樻�ц兘銆佷綆鍔熻�楃殑 FPGA 骞宠嚭锛岄仼鐢ㄤ簬鍚勭ó楂樼鏁稿瓧淇¤櫉铏曠悊鍜屽祵鍏ュ紡瑷堢畻鎳夌敤銆傝┎鑺墖閲囩敤 28nm 鍒剁▼宸ヨ棟鍒堕��锛屽叿鏈夎睈瀵岀殑閭忚集璩囨簮銆佸瓨鍎插櫒妯″浠ュ強 DSP 妯″锛屽悓鏅傛敮鎸侀珮閫熶覆琛屾帴鍙ｅ拰澶氱ó澶栬ō鎺ュ彛銆�
銆�銆�XC7A35T 琛ㄧず瑭插櫒浠舵搧鏈夌磩 35K 鐨勯倧杓柈鍏冿紙Logic Cells锛�锛岄仼鍚堜腑灏忓瀷瑷▓闋呯洰銆傚叾灏佽鐐� FG484锛屽嵆 Fine Pitch BGA 灏佽锛屽紩鑵虫暩鐐� 484銆傚悗缍� -1 琛ㄧず閫熷害绛夌礆锛屽瓧姣� I 琛ㄧず宸ユキ(y猫)绱氬伐浣滄韩搴﹁寖鍦嶏紙-40掳C 鑷� +100掳C锛�銆�
閭忚集鍠厓锛�35,520
銆�銆�閰嶇疆 RAM锛�1.4 Mb
銆�銆�DSP Slice 鏁搁噺锛�90
銆�銆�Block RAM锛�1,334 Kb
銆�銆�鏈�澶х敤鎴� I/O锛�316
銆�銆�鏅傞悩绠＄悊妯″锛圡MCM锛夛細2
銆�銆�宸垎 I/O 妯欐簴鏀寔锛歀VDS銆丩VPECL銆丠STL 绛�
銆�銆�宸ヤ綔闆诲锛氭牳蹇冮浕澹� 1.0V锛孖/O 闆诲 1.8V/2.5V/3.3V
銆�銆�閫熷害绛夌礆锛�-1锛堟渶蹇級
銆�銆�灏佽椤炲瀷锛欶G484锛圔GA 灏佽锛�
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
Artix-7 绯诲垪 FPGA 鎻愪緵浜嗗嚭鑹茬殑鎬ц兘鑸囦綆鍔熻�楃祫鍚�锛岄潪甯搁仼鍚堥渶瑕侀珮闆嗘垚搴﹀拰闈堟椿鎬х殑鎳夌敤鍫存櫙銆俋C7A35T-1FG484I 鐨勪富瑕佺壒鎬у寘鎷細
銆�銆�1. 楂樻晥鐨� 28nm 宸ヨ棟鎶�琛撶⒑淇濅簡鏇翠綆鐨勯潨鎱�(t脿i)鍔熻�楀拰鍕曟厠(t脿i)鍔熻�椼��
銆�銆�2. 鍏х疆澶ч噺鍙法绋嬮倧杓柈鍏冨拰灏堢敤纭欢妯″锛堝 Block RAM 鍜� DSP Slices锛�锛岃兘澶犳豢瓒冲京闆滅殑绠楁硶瀵︾従闇�姹�銆�
銆�銆�3. 鏀寔澶氱ó涓茶鏀剁櫦(f膩)鍣ㄩ�熺巼锛屾渶楂樺彲閬� 6.6 Gbps锛岄仼鎳変簬楂橀�熼�氫俊鍗�(xi茅)璀�銆�
銆�銆�4. 鎻愪緵闈堟椿鐨勬檪閻樼鐞嗗姛鑳�锛岄�氶亷 MMCM 鍜� PLL 瀵︾従绮剧⒑鐨勯牷鐜囧悎鎴�銆�
銆�銆�5. 寮峰ぇ鐨勫祵鍏ュ紡瀛樺劜鍣ㄨ硣婧愬拰楂樻晥鐨勪簰閫ｇ祼妲嬩娇寰楁暩鎿氬偝杓告晥鐜囨洿楂�銆�
銆�銆�6. 瀵硾鐨勫伐浣滄韩搴﹁寖鍦嶅拰宸ユキ(y猫)绱氬彲闈犳��锛岄仼鐢ㄤ簬鎯″姡鐠�(hu谩n)澧冧笅鐨勯儴缃�銆�
銆�銆�7. 浣跨敤 Vivado 瑷▓宸ュ叿閫茶闁嬬櫦(f膩)锛屾彁渚涗簡寰� RTL 缍滃悎鍒板竷灞�甯冪窔鐨勫畬鏁磋В姹烘柟妗�銆�
XC7A35T-1FG484I 涓昏鎳夌敤浜庝互涓嬮牁鍩燂細
銆�銆�1. 宸ユキ(y猫)鑷嫊鍖栨帶鍒讹細濡傛鍣ㄤ汉鎺у埗銆侀亱鍕曟帶鍒�銆佸伐寤犺嚜鍕曞寲绯荤当(t菕ng)绛�銆�
銆�銆�2. 閱�(y墨)鐧傝ō鍌欙細渚嬪瓒呰伈娉㈡垚鍍忓剙銆丆T 鎺冩弿鍎�涓殑淇¤櫉铏曠悊閮ㄥ垎銆�
銆�銆�3. 瑕栭牷鑸囧湒鍍忚檿鐞嗭細鐢ㄤ簬瀵︽檪瑕栭牷绶ㄧ⒓瑙ｇ⒓銆佸湒褰㈡覆鏌撳拰瑷堢畻姗熻瑕轰换鍕�銆�
銆�銆�4. 鐒＄窔閫氫俊鍩虹瑷柦锛氬熀绔欏皠闋诲柈鍏冦�佸皬铚傜缍茬怠绡�(ji茅)榛炰腑鐨勫熀甯惰檿鐞�銆�
銆�銆�5. 娓│娓噺鍎�鍣細绀烘尝鍣ㄣ�侀牷璀滃垎鏋愬剙绛夊姛鑳芥ā濉婄殑瑷▓銆�
銆�銆�6. 姹借粖闆诲瓙锛氶珮绱氶椐涜紨鍔╃郴绲�(t菕ng)锛圓DAS锛�銆佽粖杓変俊鎭妯傜郴绲�(t菕ng)鐨勪俊铏熻檿鐞嗛儴鍒�銆�
XC7A50T-1FG484I
銆�銆�XC7A25T-1FG484I
銆�銆�XC7A15T-1FG484I
