XC7A35T-3CPG236I 鏅傞枔锛�2025/5/21 13:04:12 闁辫畝锛�22

XC7A35T-3CPG236I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Artix-7 绯诲垪 FPGA 鑺墖涓殑涓€鍊嬪瀷铏�銆侫rtix-7 绯诲垪灞簬楂樻€ц兘銆佷綆鍔熻€楃殑 FPGA 骞宠嚭锛屼富瑕侀潰鍚�?q奴)韦鏉€绔炲嚫顬嗘嬁鑸炬鑶�?y墨ng)鐢ㄥ牬鏅�銆傝┎绯诲垪鑺墖寤ｆ硾鎳�(y墨ng)鐢ㄤ簬閫氫俊銆佸伐妤�(y猫)鎺у埗銆侀啱(y墨)鐧傝ō(sh猫)鍌�銆佽埅绌鸿埅澶╃瓑闋�(l菒ng)鍩�銆�
銆€銆€XC7A35T 鎻愪緵浜嗚睈瀵岀殑閭忚集璩囨簮銆佹暩(sh霉)瀛椾俊铏熻檿鐞嗚兘鍔涗互鍙婇珮閫熶覆琛屾敹鐧�(f膩)鍣�锛岄仼鐢ㄤ簬闇€瑕侀珮闆嗘垚搴﹀拰闈堟椿鎬х殑瑷�(sh猫)瑷�(j矛)銆�

鍙冩暩(sh霉)

鍣ㄤ欢绯诲垪锛欰rtix-7
銆€銆€FPGA 瀹归噺锛�35K 閭忚集鍠厓
銆€銆€閰嶇疆妯″紡锛歋electMAP銆丮aster SPI銆丼lave SPI
銆€銆€I/O 鏁�(sh霉)閲忥細240
銆€銆€宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
銆€銆€灏佽椤炲瀷锛欳PG236>閰嶇疆闁冨瓨锛氬閮ㄩ厤缃�
銆€銆€RAM 璩囨簮锛氱磩 1.8MB 宓屽叆寮� Block RAM
銆€銆€DSP Slice 鏁�(sh霉)閲忥細90 DSP48E1 Slices

鐗规€�

XC7A35T-3CPG236I 鐨勪富瑕佺壒鎬у寘鎷細
銆€銆€1. 楂樻€ц兘鏋舵(g貌u)鏀寔楂橀仈(d谩) 550 MHz 鐨勬檪閻橀牷鐜�銆�
銆€銆€2. 鍏�(n猫i)缃睈瀵岀殑閭忚集璩囨簮锛屽寘鎷彲绶ㄧ▼閭忚集濉婏紙CLB锛�銆丅lock RAM 鍜� DSP Slice锛屾豢瓒冲京(f霉)闆滅畻娉曡檿鐞嗛渶姹�銆�
銆€銆€3. 鏀寔澶氱ó閰嶇疆妯″紡锛屼究浜庨潏娲婚伕鎿囬仼鍚堢殑瑷�(sh猫)瑷�(j矛)娴佺▼銆�
銆€銆€4. 鎻愪緵楂橀仈(d谩) 1 Gbps 鐨勯珮閫熷樊鍒� I/O 鎺ュ彛锛屾敮鎸佸绋€氫俊鍗�(xi茅)璀般€�
銆€銆€5. 鍏峰倷浣庡姛鑰楃壒鎬�锛岄€氶亷 PowerLite 鎶€琛�(sh霉)鍎�(y艒u)鍖栭潨鎱�(t脿i)鍜屽嫊鎱�(t脿i)鍔熻€椼€�
銆€銆€6. 灏佽褰㈠紡鐐� CPG236锛屽紩鑵冲竷灞€绶婃箠涓旀槗浜庤ō(sh猫)瑷�(j矛)鍒� PCB 涓娿€�
銆€銆€7. 鍙垏 Vivado Design Suite 閰嶅悎浣跨敤锛屾彁渚涘畬鏁寸殑闁嬬櫦(f膩)鐠�(hu谩n)澧冨拰宸ュ叿閺堛€�

鎳�(y墨ng)鐢�

瑭插瀷铏� FPGA 寤ｆ硾鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆€銆€1. 閫氫俊绯荤当(t菕ng)锛氬鐒＄窔鍩虹珯銆佸皬鍨嬭渹绐╃恫(w菐ng)闂�(gu膩n)绛�銆�
銆€銆€2. 宸ユキ(y猫)鑷嫊鍖栵細瀵�(sh铆)鏅傛暩(sh霉)鎿�(j霉)閲囬泦鑸囪檿鐞�銆侀亱(y霉n)鍕曟帶鍒剁瓑銆�
銆€銆€3. 瑕栭牷鑸囧湒鍍忚檿鐞嗭細楂樻竻瑕栭牷绶ㄨВ纰�銆佸湒鍍忓寮�(qi谩ng)銆�
銆€銆€4. 閱�(y墨)鐧傝ō(sh猫)鍌欙細瓒呰伈娉㈡垚鍍�銆丆T 鎺冩弿鍎€鐨勬暩(sh霉)鎿�(j霉)铏曠悊銆�
銆€銆€5. 娑堣不(f猫i)椤為浕瀛愶細鎶曞奖鍎€銆佹父鎴叉(j墨)鍦栧舰鍔犻€�銆�
銆€銆€6. 鑸┖鑸ぉ锛氳(w猫i)鏄熼€氫俊銆佸皫(d菐o)鑸郴绲�(t菕ng)銆�
銆€銆€7. 娓│娓噺锛氱ず娉㈠櫒銆侀倧杓垎鏋愬剙绛夊姛鑳藉(sh铆)鐝�(xi脿n)銆�