XC7A75T-L2CSG324E 鏅�(sh铆)闁擄細2025/4/30 16:04:04 闁辫畝锛�37

XC7A75T-L2CSG324E 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Artix-7 绯诲垪 FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁€闄ｅ垪锛夎姱鐗囦腑鐨勪竴鍊�(g猫)鍨嬭櫉(h脿o)銆侫rtix-7 绯诲垪鏄熀浜� 28nm 宸ヨ棟鎶€琛�(sh霉)鐨勯珮鎬ц兘 FPGA锛屽叿鏈変綆鍔熻€�銆侀珮闆嗘垚搴﹀拰闈堟椿鎬х殑鐗归粸(di菐n)锛岄仼鐢ㄤ簬澶氱ó寰�(f霉)闆滅殑鎳�(y墨ng)鐢ㄥ牬鏅�銆傝┎鍨嬭櫉(h脿o)閲囩敤 CSG324 灏佽褰㈠紡锛岄仼鍚堥渶瑕佷腑绛夐倧杓硣婧愪笖灏�(du矛)鎬ц兘鏈変竴瀹氳姹傜殑鎳�(y墨ng)鐢ㄥ牬鍚堛€�
銆€銆€Artix-7 绯诲垪 FPGA 鎻愪緵浜嗚睈瀵岀殑鍔熻兘妯″锛屽寘鎷� DSP Slice銆丅lock RAM銆佹暩(sh霉)瀛楁檪(sh铆)閻樼鐞嗗櫒锛圖CM/PLL锛夈€侀珮閫熶覆琛屾敹鐧�(f膩)鍣ㄧ瓑锛屽苟鏀寔澶氱ó鎺ュ彛妯�(bi膩o)婧�(zh菙n)锛屽 PCIe銆丏DR3 鍜屽崈鍏嗕互澶恫(w菐ng)绛�銆�

鍙冩暩(sh霉)

鍨嬭櫉(h脿o)锛歑C7A75T-L2CSG324E
銆€銆€绯诲垪锛欰rtix-7
銆€銆€鍝佺墝锛歑ilinx
銆€銆€宸ヨ棟鍒剁▼锛�28nm
銆€銆€FPGA閭忚集鍠厓鏁�(sh霉)閲忥細75K
銆€銆€RAM瀹归噺锛�1.5Mb
銆€銆€DSP Slice鏁�(sh霉)閲忥細180
銆€銆€I/O寮曡叧鏁�(sh霉)锛�216
銆€銆€灏佽椤炲瀷锛欳SG324
銆€銆€閰嶇疆妯″紡锛歋lave Serial, Master SPI
銆€銆€宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
銆€銆€渚涢浕闆诲锛�0.9V 鏍稿績闆诲锛�1.0V 杓斿姪闆诲锛�1.8V I/O闆诲

鐗规€�

XC7A75T-L2CSG324E 鍏峰倷浠ヤ笅涓昏鐗规€э細
銆€銆€1. 楂樻€ц兘鏋舵(g貌u)锛氶噰鐢� UltraScale 鏋舵(g貌u)锛屾敮鎸侀珮閬�(d谩) 640 Mb/s 鐨勫収(n猫i)閮ㄤ簰鑱�(li谩n)甯跺銆�
銆€銆€2. 浣庡姛鑰楄ō(sh猫)瑷�(j矛)锛氶€氶亷 PowerGating 鎶€琛�(sh霉)鍜屽嫊(d貌ng)鎱�(t脿i)闆绘簮绠＄悊鍔熻兘鏈夋晥闄嶄綆闈滄厠(t脿i)鍔熻€楀拰鍕�(d貌ng)鎱�(t脿i)鍔熻€�銆�
銆€銆€3. 闈堟椿鐨� I/O 鏀寔锛氭彁渚涘閬�(d谩) 216 鍊�(g猫)鐢ㄦ埗 I/O 寮曡叧锛屽吋瀹瑰绋浕骞虫(bi膩o)婧�(zh菙n)銆�
銆€銆€4. 鍏�(n猫i)缃‖鏍告ā濉婏細闆嗘垚浜� PLL/DLL銆丏SP Slice銆丅RAM 鍜� FIFO 鎺у埗鍣ㄧ瓑鍔熻兘妯″锛屼究浜庡(sh铆)鐝�(xi脿n)寰�(f霉)闆滅殑鏁�(sh霉)瀛椾俊铏�(h脿o)铏曠悊浠诲嫏(w霉)銆�
銆€銆€5. 楂橀€熶覆琛屾帴鍙ｏ細鏀寔楂橀仈(d谩) 6.6 Gbps 鐨� GTX 鏀剁櫦(f膩)鍣ㄩ€熺巼锛岄仼閰嶅悇绋珮閫熼€氫俊鍗�(xi茅)璀�銆�
銆€銆€6. 鍙潬鎬ц垏瀹夊叏鎬э細鎻愪緵鍔犲瘑姣旂壒娴併€丄ES-256 鍔犲瘑浠ュ強 CRC 閷�(cu貌)瑾ゆ娓�(c猫)鍔熻兘锛岀⒑淇濇暩(sh霉)鎿�(j霉)鍌宠几?sh霉)闄岃俯顐嶆荡?/p>

鎳�(y墨ng)鐢�

XC7A75T-L2CSG324E 鑺墖寤ｆ硾鎳�(y墨ng)鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆€銆€1. 閫氫俊瑷�(sh猫)鍌欙細濡傜劇绶氬熀绔�銆佸皬鍨嬭渹绐╃恫(w菐ng)绲�(lu貌)瑷�(sh猫)鍌�銆佸厜鍌宠几妯″绛�銆�
銆€銆€2. 宸ユキ(y猫)鑷嫊(d貌ng)鍖栵細鐢ㄤ簬瀵�(sh铆)鏅�(sh铆)鎺у埗銆佸湒鍍忚檿鐞�銆侀亱(y霉n)鍕�(d貌ng)鎺у埗绛夈€�
銆€銆€3. 閱�(y墨)鐧傞浕瀛愶細鏀寔瓒呰伈娉㈣ō(sh猫)鍌�銆丆T鎺冩弿鍎€銆佸収(n猫i)绐洪彙绛夐啱(y墨)鐧傛垚鍍忕郴绲�(t菕ng)銆�
銆€銆€4. 姹借粖闆诲瓙锛氬彲鐢ㄤ簬楂樼礆(j铆)椐曢杓斿姪绯荤当(t菕ng)锛圓DAS锛�銆佷俊鎭妯傜郴绲�(t菕ng)浠ュ強杌婅級缍�(w菐ng)绲�(lu貌)銆�
銆€銆€5. 寤ｆ挱鑸囪闋昏檿鐞嗭細鏀寔楂樻竻瑕栭牷绶ㄧ⒓瑙ｇ⒓銆佸湒鍍忓寮�(qi谩ng)鍜岀壒鏁堢敓鎴�銆�
銆€銆€6. 宓屽叆寮忚▓(j矛)绠楋細浣滅偤宓屽叆寮忚檿鐞嗗櫒鐨勫崝(xi茅)铏曠悊鍣�锛岀敤浜庡姞閫熺壒瀹氱畻娉曟垨浠诲嫏(w霉)銆�