鏅傞枔锛�2025/5/29 12:28:05
闁辫畝锛�15
XC7K160T-3FBG484E 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Kintex-7 绯诲垪 FPGA 涓殑涓�娆惧瀷铏熴�侹intex-7 绯诲垪 FPGA 闈㈠悜楂樻�ц兘鍜屼綆鍔熻�楁噳鐢�锛屽唬娉涢仼鐢ㄤ簬閫氫俊銆佸唬鎾�銆佸伐妤�(y猫)銆侀啱(y墨)鐧傜瓑闋樺煙銆�
銆�銆�瑭茶姱鐗囬噰鐢ㄤ簡 28nm 鍒剁▼宸ヨ棟锛屽叿鏈夎睈瀵岀殑閭忚集璩囨簮銆丏SP 妯″鍜屽瓨鍎插櫒璩囨簮锛屾敮鎸侀珮閫熸敹鐧�(f膩)鍣ㄥ拰闈堟椿鐨� I/O 鎺ュ彛閰嶇疆锛岃兘澶犳豢瓒冲绋京闆滆ō瑷堥渶姹傘��
绯诲垪锛欿intex-7
銆�銆�鍨嬭櫉锛歑C7K160T-3FBG484E
銆�銆�鍒剁▼宸ヨ棟锛�28nm
銆�銆�閭忚集鍠厓鏁搁噺锛氱磩 160,000 鍊�
銆�銆�DSP Slice 鏁搁噺锛�520 鍊�
銆�銆�Block RAM锛氱磩 9.4Mb
銆�銆�鏀剁櫦(f膩)鍣ㄥ付瀵細鏈�楂樺彲閬� 6.6 Gbps
銆�銆�I/O Bank 鏁搁噺锛�16
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
銆�銆�灏佽褰㈠紡锛欶BGA 484
銆�銆�閫熷害绛夌礆锛�-3
XC7K160T-3FBG484E 鐨勪富瑕佺壒鎬у寘鎷細
銆�銆�1. 楂樻�ц兘閭忚集绲愭锛屾敮鎸侀珮閬� 160K 鐨勯倧杓柈鍏�锛岄仼鍚堝京闆滅畻娉曞鐝俱��
銆�銆�2. 鍏х疆澶ч噺 DSP 妯″锛屽劒(y艒u)鍖栦簡娴粸閬嬬畻鍜屼俊铏熻檿鐞嗕换鍕欍��
銆�銆�3. 鎻愪緵澶氱祫楂橀�熶覆琛屾敹鐧�(f膩)鍣�锛屾敮鎸佷富娴侀�氫俊鍗�(xi茅)璀板 PCIe銆丼ATA 鍜屽崈鍏嗕互澶恫銆�
銆�銆�4. 鏀寔 DDR3 瀛樺劜鍣ㄦ帴鍙ｏ紝鎻愪緵楂樺付瀵暩鎿氬偝杓歌兘鍔�銆�
銆�銆�5. 鍖呭惈闈堟椿鐨勬檪閻樼鐞嗘ā濉婏紙Clock Management Tile锛�锛屾敮鎸� PLL 鍜� MMCM 鍔熻兘銆�
銆�銆�6. 鎻愪緵澶氱ó纭牳 IP锛屼緥濡� PCIe Endpoint Block 鍜� Tri-mode Ethernet MAC銆�
銆�銆�7. 閲囩敤鍏堥�茬殑 28nm 宸ヨ棟锛屽湪闄嶄綆鍔熻�楃殑鍚屾檪鎻愬崌浜嗘�ц兘琛ㄧ従銆�
XC7K160T-3FBG484E 涓昏鎳夌敤浜庝互涓嬮牁鍩燂細
銆�銆�1. 鐒＄窔閫氫俊鍩虹瑷柦锛屽鍩虹珯淇¤櫉铏曠悊銆�
銆�銆�2. 楂樻竻瑕栭牷寤ｆ挱瑷倷涓殑鍦栧儚绶ㄧ⒓鑸囪В纰�銆�
銆�銆�3. 鏁告摎涓績缍茬怠浜ゆ彌姗熷拰璺敱鍣ㄧ‖浠跺姞閫�銆�
銆�銆�4. 閱�(y墨)鐧傛垚鍍忕郴绲�(t菕ng)涓殑瀵︽檪鏁告摎閲囬泦鑸囧垎鏋�銆�
銆�銆�5. 宸ユキ(y猫)鑷嫊鍖栨帶鍒剁郴绲�(t菕ng)鐨勫京闆滅畻娉曞鐝�銆�
銆�銆�6. 娓│娓噺鍎�鍣ㄤ腑鐨勪俊铏熺敓鎴愯垏閲囬泦鍔熻兘銆�
銆�銆�7. 宓屽叆寮忚瑕虹郴绲�(t菕ng)涓殑鍦栧儚铏曠悊浠诲嫏銆�
XC7K160T-2FBG484E
銆�銆�XC7K160T-3FFG676E
