鏅傞枔锛�2025/5/15 16:36:10
闁辫畝锛�18
XC7K410T-1FBG676I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Artix-7 绯诲垪 FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁�闄ｅ垪锛変腑鐨勪竴娆鹃珮鎬ц兘鍣ㄤ欢銆傝┎绯诲垪 FPGA 闈㈠悜浣庡姛鑰椼�侀珮鎬у児姣旂殑鎳夌敤闇�姹�锛岄仼鐢ㄤ簬閫氫俊銆佸伐妤�(y猫)鎺у埗銆佽埅绌鸿埅澶╁拰鍦嬮槻绛夐牁鍩�銆�
銆�銆�Artix-7 绯诲垪鍩轰簬 28nm 宸ヨ棟鎶�琛�锛屾彁渚涜睈瀵岀殑閭忚集璩囨簮銆佸瓨鍎插櫒濉�銆丏SP 妯″浠ュ強楂橀�熶覆琛屾敹鐧�(f膩)鍣ㄧ瓑鐗规��锛岃兘澶犳豢瓒冲京闆滄暩(sh霉)瀛椾俊铏熻檿鐞嗗拰绯荤当(t菕ng)闆嗘垚鐨勯渶姹傘��
鍨嬭櫉锛歑C7K410T-1FBG676I
銆�銆�灏佽锛欶BGA 676
銆�銆�閫熷害绛夌礆锛�-1
銆�銆�閭忚集鍠厓鏁�(sh霉)閲忥細410,960
銆�銆�RAM 璩囨簮锛�23.5 Mb
銆�銆�DSP Slice 鏁�(sh霉)閲忥細1020
銆�銆�閰嶇疆妯″紡锛歋lave Serial, Master Parallel
銆�銆�I/O Bank 鏁�(sh霉)閲忥細17
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
XC7K410T-1FBG676I 鍏峰倷浠ヤ笅涓昏鐗规�э細
銆�銆�1. 鍩轰簬 28nm 宸ヨ棟鍒堕��锛屾敮鎸侀珮閬� 1 GHz 鐨勬檪閻橀牷鐜�銆�
銆�銆�2. 鎻愪緵澶氶仈 17 鍊� I/O Bank锛屾敮鎸佸绋婧栨帴鍙ｅ崝(xi茅)璀帮紝濡� LVCMOS銆丩VDS 鍜� HSTL銆�
銆�銆�3. 鍏х疆楂橀�熸敹鐧�(f膩)鍣�锛屾暩(sh霉)鎿�(j霉)鍌宠几閫熺巼鏈�楂樺彲閬� 12.5 Gbps銆�
銆�銆�4. 鏀寔 AXI4 鎺ュ彛妯欐簴锛屼究浜庤垏铏曠悊鍣ㄦ垨鍏朵粬澶栬ō閫茶楂樻晥閫氫俊銆�
銆�銆�5. 闆嗘垚 Block RAM 鍜屽垎甯冨紡 RAM锛屾彁渚涢潏娲荤殑瀛樺劜瑙ｆ焙鏂规銆�
銆�銆�6. DSP Slice 鏀寔寰╅洔鏁�(sh霉)瀛搁亱绠楀拰婵炬尝鍣ㄨō瑷�銆�
銆�銆�7. 鏀寔閮ㄥ垎閲嶉厤缃姛鑳�锛屽厑瑷卞湪閬嬭鏅傚嫊鎱�(t脿i)鏇存柊纭欢閭忚集銆�
銆�銆�8. 鎻愪緵纭牳 PCIe Gen2 妯″锛岀啊鍖栫郴绲�(t菕ng)绱氶泦鎴�銆�
瑭茶姱鐗囧唬娉涙噳鐢ㄤ簬浠ヤ笅闋樺煙锛�
銆�銆�1. 閫氫俊鍩虹瑷柦锛屽鐒＄窔鍩虹珯銆佹湁绶氱恫(w菐ng)绲¤ō鍌欑瓑銆�
銆�銆�2. 瑕栭牷鍜屽湒鍍忚檿鐞�锛屽寘鎷闋荤法纰艰В纰�銆佸鏅傚湒鍍忓垎鏋愮瓑銆�
銆�銆�3. 宸ユキ(y猫)鑷嫊鍖栧拰鎺у埗锛屼緥濡傞亱鍕曟帶鍒跺櫒銆佹鍣ㄤ汉瑕栬绯荤当(t菕ng)銆�
銆�銆�4. 閱�(y墨)鐧傛垚鍍忚ō鍌�锛岀敤浜庤秴鑱叉尝銆丆T 鎺冩弿鍎�绛夊京闆滀俊铏熻檿鐞嗕换鍕�銆�
銆�銆�5. 鍦嬮槻鍜岃埅澶╅牁鍩�锛屽寘鎷浄閬斾俊铏熻檿鐞嗐�佽(w猫i)鏄熼�氫俊绯荤当(t菕ng)銆�
銆�銆�6. 鏁�(sh霉)鎿�(j霉)涓績鍔犻�燂紝濡傛繁搴﹀缈掓帹鐞嗗紩鎿庢垨鍔犲瘑绠楁硶鍔犻��銆�
XC7K410T-2FBG676I
銆�銆�XC7K410T-3FBG676I
