鏅傞枔锛�2025/4/30 18:27:10
闁辫畝锛�41
XC7S50-L1FTGB196I鏄疿ilinx鍏徃鎺ㄥ嚭鐨凙rtix-7绯诲垪FPGA涓殑涓�鍊嬪瀷铏熴�傝┎绯诲垪灞簬7绯诲垪FPGA鐨勪綆鍔熻�楃敘鍝佺窔锛屽皥鐐洪珮鎬ц兘銆佷綆鎴愭湰鐨勬噳鐢ㄥ牬鏅ō瑷堛��
銆�銆�Artix-7 FPGA閲囩敤28nm宸ヨ棟鍒堕��锛屽叿鏈夎睈瀵岀殑閭忚集璩囨簮鍜岄珮鎬ц兘鐨勬暩瀛椾俊铏熻檿鐞嗚兘鍔�锛岄仼鐢ㄤ簬閫氫俊銆佸唬鎾�佸伐妤�(y猫)鑷嫊鍖�銆侀啱(y墨)鐧傝ō鍌欎互鍙婃秷璨婚闆诲瓙鐢㈠搧绛夐牁鍩熴��
鍨嬭櫉锛歑C7S50-L1FTGB196I
銆�銆�閭忚集鍠厓锛�50K
銆�銆�閰嶇疆闁冨瓨锛氫笉闆嗘垚
銆�銆�鏅傞悩璩囨簮锛氬閬�8鍊婱MCM/DLL
銆�銆�瀛樺劜鍣細绱�3.4Mb Block RAM
銆�銆�DSP Slice锛�90鍊�
銆�銆�I/O寮曡叧鏁革細169
銆�銆�灏佽椤炲瀷锛欶TGB196
銆�銆�宸ヤ綔婧害鑼冨湇锛氬伐妤�(y猫)绱氾紙-40掳C 鑷� +100掳C锛�
銆�銆�渚涢浕闆诲锛氭牳蹇冮浕澹�1.0V锛岃紨鍔╅浕澹�1.8V/2.5V/3.3V
XC7S50-L1FTGB196I鍏峰倷浠ヤ笅涓昏鐗规�э細
銆�銆�1. 楂樻�ц兘鏋舵锛氬熀浜�28nm HKMG宸ヨ棟锛屾彁渚涗綆鍔熻�楀拰楂樿▓绠楀瘑搴︾殑绲勫悎銆�
銆�銆�2. 鍏х疆DSP妯″锛氭瘡鍊婦SP Slice鏀寔楂橀仈27x18浣嶄箻娉曢亱绠�锛岄潪甯搁仼鍚堥渶瑕佸ぇ閲忔暩瀛椾俊铏熻檿鐞嗙殑鎳夌敤銆�
銆�銆�3. 澶氭ǎ鍖栫殑鎺ュ彛鏀寔锛氬寘鎷珮閫熶覆琛屾敹鐧�(f膩)鍣紙楂橀仈6.6Gbps锛�锛孭CIe Gen2 x8绛変富娴佹帴鍙ｅ崝(xi茅)璀�銆�
銆�銆�4. 闈堟椿鐨勫収瀛樼祼妲嬶細鎿佹湁Block RAM鍜孌istributed RAM锛屽彲婊胯冻涓嶅悓鎳夌敤鍫存櫙涓嬬殑鏁告摎绶╁瓨闇�姹�銆�
銆�銆�5. 闆嗘垚鏅傞悩绠＄悊锛氭敮鎸佸鍊嬫贩鍚堟ā寮忔檪閻樼鐞嗗櫒锛圡MCM锛夊拰寤堕伈閹栫浉鐠�(hu谩n)锛圖LL锛�锛岀⒑淇濈簿纰虹殑鏅傞悩鍒嗙櫦(f膩)鍜屽悓姝ユ帶鍒躲��
銆�銆�6. 蹇�熼厤缃細鏀寔澶氱ó閰嶇疆妯″紡锛屽寘鎷緸SPI Flash鍟熷嫊锛岀啊鍖栦簡绯荤当(t菕ng)瑷▓娴佺▼銆�
銆�銆�7. 鍙潬鎬э細绗﹀悎宸ユキ(y猫)绱氭婧�锛岃兘澶犲湪瀵韩鑼冨湇鍏х┅(w臎n)瀹氶亱琛�銆�
XC7S50-L1FTGB196I寤ｆ硾鎳夌敤浜庝互涓嬮牁鍩燂細
銆�銆�1. 宸ユキ(y猫)鑷嫊鍖栬垏鎺у埗绯荤当(t菕ng)锛氱敤浜庡鐝惧京闆滅殑瀵︽檪鎺у埗绠楁硶鍜屾暩鎿氶噰闆嗗姛鑳�銆�
銆�銆�2. 閱�(y墨)鐧傝ō鍌欙細濡傝秴鑱叉尝鎴愬儚銆丆T鎺冩弿鍎�涓殑淇¤櫉铏曠悊鍜屽湒鍍忛噸寤�銆�
銆�銆�3. 寤ｆ挱瑕栭牷铏曠悊锛氱敤浜庤闋荤法纰笺�佽В纰煎強鍦栧儚澧炲挤绛変换鍕�銆�
銆�銆�4. 閫氫俊鍩虹瑷柦锛氫緥濡傜劇绶氬熀绔欎腑鐨勫熀甯惰檿鐞嗗拰鍗�(xi茅)璀版＇瀵︾従銆�
銆�銆�5. 娑堣不闆诲瓙锛氱敤浜庨珮绔湒褰㈣檿鐞嗘垨宓屽叆寮忚瑕烘噳鐢�銆�
銆�銆�6. 娓│娓噺鍎�鍣細濡傜ず娉㈠櫒銆侀牷璀滃垎鏋愬剙绛変腑浣滅偤鏍稿績铏曠悊鍣ㄤ欢銆�
XC7S25T-1FTGB196I, XC7S75T-1FTGB196I
