鏅傞枔锛�2025/5/9 15:43:51
闁辫畝锛�23
XC7S6-1CPGA196C鏄疿ilinx鍏徃鎺ㄥ嚭鐨凙rtix-7绯诲垪FPGA鐨勪竴绋瀷铏�銆傝┎鑺墖鍩轰簬28nm宸ヨ棟鍒堕�狅紝鍏锋湁楂橀泦鎴愬害鍜岄潏娲绘��锛岄仼鐢ㄤ簬鍚勭ó寰╅洔鏁�(sh霉)瀛楅浕璺ō瑷堝牬鏅�銆傚叾鍏ч儴闆嗘垚浜嗚睈瀵岀殑閭忚集鍠厓銆丏SP Slice銆丅RAM绛夎硣婧�锛屾敮鎸佸绋厤缃ā寮忓拰鎺ュ彛妯欐簴銆傛鍨嬭櫉閲囩敤196寮曡叧鐨凜PGA灏佽褰㈠紡锛屽伐浣滃湪-1閫熷害绛夌礆銆�
鍨嬭櫉锛歑C7S6-1CPGA196C
銆�銆�灏佽椤炲瀷锛欳PGA196
銆�銆�宸ヨ棟鍒剁▼锛�28nm
銆�銆�閫熷害绛夌礆锛�-1
銆�銆�閭忚集鍠厓鏁�(sh霉)閲忥細绱�6,900鍊�
銆�銆�DSP Slice鏁�(sh霉)閲忥細10
銆�銆�Block RAM瀹归噺锛�340KB
銆�銆�閰嶇疆妯″紡锛歋electMAP銆丮aster SPI銆丼lave SPI
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C鑷�+100掳C
銆�銆�渚涢浕闆诲锛氭牳蹇冮浕澹�1.0V锛岃紨鍔╅浕澹�1.8V鎴�2.5V
XC7S6-1CPGA196C鍏峰倷楂樻�ц兘鑸囦綆鍔熻�楃殑鐗归粸锛岄潪甯搁仼鍚堝皪鎴愭湰鏁忔劅鐨勬噳鐢ㄧ挵(hu谩n)澧冦��
銆�銆�瀹冨収缃簡灏堢敤鐨凞SP妯″锛屽彲浠ュ姞閫熶箻娉曠疮鍔犻亱绠�锛屽湪淇¤櫉铏曠悊闋樺煙琛ㄧ従(xi脿n)鍎�(y艒u)鐣�銆�
銆�銆�瑭插櫒浠堕倓鏀寔璞愬瘜鐨勫瑷帴鍙�锛屽PCIe銆佸崈鍏嗕互澶恫(w菐ng)绛�锛屽苟涓旀搧鏈夐潏娲荤殑鏅傞悩绠＄悊鍔熻兘銆�
銆�銆�姝ゅ锛岄�氶亷Xilinx鎻愪緵鐨処SE鎴朧ivado闁嬬櫦(f膩)宸ュ叿閺�锛岀敤鎴惰兘澶犺紩鏉惧鐝�(xi脿n)寰炶ō瑷堣几鍏ュ埌鏈�绲傛瘮鐗规祦鐢熸垚鐨勫叏娴佺▼鎿嶄綔銆�
銆�銆�灏嶄簬闇�瑕佸皬鍨嬪寲瑙ｆ焙鏂规鐨勮ō瑷堣�呬締瑾�锛岄�欑ó绶婃箠鍨嬪皝瑁濅篃鏄竴鍊嬩笉閷殑閬告搰銆�
XC7S6-1CPGA196C寤ｆ硾鎳夌敤浜庨�氫俊瑷倷銆佸伐妤�(y猫)鎺у埗銆侀啱(y墨)鐧傚剙鍣ㄤ互鍙婃秷璨婚闆诲瓙鐢㈠搧涓��
銆�銆�渚嬪鍙互鐢ㄤ綔鏁�(sh霉)鎿�(j霉)鍖呰檿鐞嗗紩鎿�锛岀偤缍�(w菐ng)绲′氦鎻涙鎻愪緵娴侀噺绠＄悊鍜屽崝(xi茅)璀拌В鏋愬姛鑳�銆�
銆�銆�鍦ㄥ湒鍍忚檿鐞嗘柟闈�锛屽畠鍙互瀵︽檪瀹屾垚瑕栭牷娴佺法纰艰В纰间换鍕欙紝婊胯冻瀹夐槻鐩�(ji膩n)鎺х郴绲�(t菕ng)闇�姹�銆�
銆�銆�鍚屾檪瑭叉FPGA涔熷父琚敤浣滃祵鍏ュ紡铏曠悊鍣ㄥ钩鑷轰腑鐨勫崝(xi茅)铏曠悊鍣紝鍗�(xi茅)鍔╀富CPU鍩�(zh铆)琛岀壒瀹氳▓绠楀瘑闆嗗瀷绠楁硶銆�
銆�銆�鍙﹀锛屽湪涓�浜涗究鏀滃紡娓噺鍎�鍣ㄩ噷锛屽畠閭勮兘璨犺铂妯℃暩(sh霉)杞夋彌鍚庣殑鏁�(sh霉)瀛椾俊铏熷垎鏋愬伐浣溿��
XC7S6-1FTG256C
銆�銆�XC7S6-1CSG225C
銆�銆�XC7S6-1FTG484C
