鏅傞枔锛�2025/5/12 18:31:18
闁辫畝锛�25
XC7V585T-3FF1761E 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Virtex-7 绯诲垪 FPGA 鑺墖涓殑涓�鍊嬪瀷铏�銆傝┎绯诲垪涓昏闈㈠悜楂樻�ц兘瑷堢畻銆侀珮绔俊铏熻檿鐞嗗拰寰╅洔閫氫俊绯荤当(t菕ng)绛夋噳鐢ㄩ牁(l菒ng)鍩�銆俋C7V585T 鎻愪緵浜嗚睈瀵岀殑閭忚集璩囨簮銆佹暩(sh霉)瀛椾俊铏熻檿鐞� (DSP) 妯″浠ュ強楂橀�熶覆琛屾敹鐧�(f膩)鍣�锛岃兘澶犳豢瓒冲绋京闆滆ō瑷堥渶姹傘��
銆�銆�瑭茶姱鐗囬噰鐢ㄩ珮绱氬埗绋嬪伐钘濆埗閫�锛屽叿鏈夎純浣庣殑鍔熻�楀拰杓冮珮鐨勬�ц兘銆傚叾 -3FF1761E 鍚庣洞琛ㄧず鑺墖鐨勯�熷害绛夌礆鐐� -3锛堢浉灏嶈純蹇級锛屽皝瑁濋鍨嬬偤 FF1761锛�1761 寮曡叧 BGA 灏佽锛夛紝骞朵笖绗﹀悎宸ユキ(y猫)妯欐簴鐨勫彲闈犳�ц姹�銆�
鍣ㄤ欢鍨嬭櫉锛歑C7V585T
銆�銆�閫熷害绛夌礆锛�-3
銆�銆�灏佽椤炲瀷锛欶F1761E
銆�銆�閰嶇疆闁冨瓨锛氫笉鍏�(n猫i)缃�
銆�銆�FPGA 瀹舵棌锛歏irtex-7
銆�銆�閭忚集鍠厓鏁�(sh霉)閲忥細绱� 580K
銆�銆�DSP Slice 鏁�(sh霉)閲忥細2880
銆�銆�RAM Bit 鏁�(sh霉)閲忥細29 Mbit
銆�銆�鏈�澶х敤鎴� I/O锛�1044
銆�銆�宸ヤ綔闆诲 VCCINT锛�0.9V
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
XC7V585T-3FF1761E 鍏锋湁浠ヤ笅闂�(gu膩n)閸电壒鎬э細
銆�銆�1. 楂樻�ц兘鏋舵(g貌u)锛氭敮鎸侀珮閬� 6.6 Gbps 鐨勪覆琛岄�ｆ帴閫熺巼锛岄仼鐢ㄤ簬楂樺付瀵�氫俊鎳夌敤銆�
銆�銆�2. DSP 鍔熻兘寮峰ぇ锛氬収(n猫i)缃閬� 2880 鍊� DSP Slice锛屽彲楂樻晥瀹屾垚娴粸閬嬬畻鍜屽浐瀹氶粸閬嬬畻銆�
銆�銆�3. 宓屽叆寮忓瓨鍎茶硣婧愯睈瀵岋細鎻愪緵澶氶仈 29Mbit 鐨勫祵鍏ュ紡瀛樺劜鍣�锛岄仼鍚堟暩(sh霉)鎿�(j霉)绶╂矕鑸囩珐瀛�銆�
銆�銆�4. 鏀寔澶氱ó閰嶇疆妯″紡锛氬寘鎷緸 SPI Flash 鎴� PROM 鍟熷嫊锛屾垨鑰呴�氶亷 JTAG 鎺ュ彛閫茶绶ㄧ▼銆�
銆�銆�5. 宸ユキ(y猫)绱氬彲闈犳�э細缍�(j墨ng)閬庡毚鏍兼脯瑭�锛屽彲鍦ㄦサ绔韩搴︽浠朵笅绌�(w臎n)瀹氶亱琛�銆�
銆�銆�6. 鍏�(n猫i)缃‖鏍告ā濉婏細閮ㄥ垎鐗堟湰鍖呭惈 PCIe Gen3 纭牳妯″锛岀敤浜庡揩閫熷鐝�(xi脿n)楂樻�ц兘鎺ュ彛瑷▓銆�
銆�銆�7. 鍙摯灞曟�у挤锛氭敮鎸佸绋瑷帴鍙ｅ崝(xi茅)璀�锛屼緥濡� DDR3銆丩VDS 鍜� GTX銆�
XC7V585T-3FF1761E 寤ｆ硾鎳夌敤浜庨渶瑕侀珮鎬ц兘瑷堢畻鑳藉姏鎴栧京闆滈倧杓帶鍒剁殑鍫存櫙锛屽叿楂斿寘鎷細
銆�銆�1. 楂樼閫氫俊瑷倷锛氬璺敱鍣ㄣ�佷氦鎻涙鍜屽熀绔欎腑鐨勪俊铏熻檿鐞嗘ā濉�銆�
銆�銆�2. 閱�(y墨)鐧傛垚鍍忚ō鍌欙細鐢ㄤ簬瀵︽檪鍦栧儚铏曠悊鍜岀畻娉曞姞閫�銆�
銆�銆�3. 瑕栭牷寤ｆ挱绯荤当(t菕ng)锛氭敮鎸侀珮娓呰闋荤法纰艰В纰煎拰鍦栧舰铏曠悊銆�
銆�銆�4. 娓│娓噺鍎�鍣細瀵︾従(xi脿n)寰╅洔鐨勬尝褰㈢敓鎴愬拰鏁�(sh霉)鎿�(j霉)鍒嗘瀽鍔熻兘銆�
銆�銆�5. 鏁�(sh霉)鎿�(j霉)涓績纭欢锛氫綔鐐哄崝(xi茅)铏曠悊鍣ㄤ互鍒嗘摂鏈嶅嫏鍣ㄤ富 CPU 鐨勮▓绠楄矤鎿斻��
銆�銆�6. 宸ユキ(y猫)鑷嫊鍖栵細鐢ㄤ簬鎺у埗澶у瀷鐢熺敘(ch菐n)瑷倷鎴栨鍣ㄤ汉绯荤当(t菕ng)鐨勯亱鍕曡(gu墨)鍔冭垏鍩�(zh铆)琛�銆�
XC7V585T-2FFG1761E
銆�銆�XC7V585T-3FBG1761C
