XC7VX1140T-3FLG1928I 鏅�(sh铆)闁擄細2025/4/28 15:32:54 闁辫畝锛�32

XC7VX1140T-3FLG1928I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Virtex-7 绯诲垪 FPGA 鑺墖銆傝┎绯诲垪灏堢偤楂樻€ц兘銆侀珮瀵嗗害鎳�(y墨ng)鐢ㄨō(sh猫)瑷�(j矛)锛岄仼鍚堥渶瑕佸ぇ瑕�(gu墨)妯￠倧杓檿鐞嗗拰寰�(f霉)闆滆▓(j矛)绠楃殑浠诲嫏(w霉)銆俋C7VX1140T 鎻愪緵浜嗚秴閬� 110 钀€�(g猫)閭忚集鍠厓锛屽苟闆嗘垚浜嗛珮閫熸敹鐧�(f膩)鍣�銆丏SP 妯″浠ュ強澶у閲忕殑宓屽叆寮忓瓨鍎�(ch菙)鍣�銆傞€欐 FPGA 甯哥敤浜庨€氫俊绯荤当(t菕ng)銆佹暩(sh霉)鎿�(j霉)涓績鍔犻€�銆佸湒鍍忚檿鐞嗗拰鑸┖鑸ぉ绛夐牁(l菒ng)鍩熴€�

鍙冩暩(sh霉)

鍨嬭櫉(h脿o)锛歑C7VX1140T
銆€銆€灏佽锛欶LG1928I
銆€銆€閫熷害绛夌礆(j铆)锛�-3
銆€銆€閭忚集鍠厓鏁�(sh霉)閲忥細1,140,000
銆€銆€RAM 瀹归噺锛�68Mb
銆€銆€DSP Slice 鏁�(sh霉)閲忥細2880
銆€銆€I/O 鏁�(sh霉)閲忥細鏈€澶ф敮鎸� 844
銆€銆€宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
銆€銆€鏀剁櫦(f膩)鍣ㄩ€熺巼锛氭渶楂樺彲閬�(d谩) 13.1 Gbps
銆€銆€宸ヨ棟绡€(ji茅)榛�(di菐n)锛�28nm
銆€銆€闆绘簮闆诲锛�0.9V 鏍稿績闆诲锛�1.0V I/O 闆诲

鐗规€�

XC7VX1140T-3FLG1928I 鐨勪富瑕佺壒鎬у寘鎷秴楂樼殑閭忚集瀵嗗害锛岄仼鐢ㄤ簬寰�(f霉)闆滅畻娉曞(sh铆)鐝�(xi脿n)锛涘収(n猫i)缃睈瀵岀殑 DSP Slice锛岃兘澶犻€�(j矛n)琛岄珮鏁堢殑鏁�(sh霉)瀛�(xu茅)閬�(y霉n)绠�锛涘叿鍌欏绲勯珮閫熶覆琛屾敹鐧�(f膩)鍣�锛屽彲鏀寔澶氱ó閫氫俊鍗�(xi茅)璀帮紙濡� PCIe Gen3銆丆PRI 绛夛級锛涙彁渚涢潏娲荤殑鏅�(sh铆)閻樼鐞嗗姛鑳�锛涢倓鏀寔閮ㄥ垎閲嶉厤缃妧琛�(sh霉)锛屽厑瑷卞湪閬�(y霉n)琛岄亷绋嬩腑鍕�(d貌ng)鎱�(t脿i)鍔犺級涓嶅悓鐨勭‖浠堕倧杓ā濉娿€�
銆€銆€姝ゅ锛岃┎鑺墖鍏煎 Xilinx 鐨勯枊鐧�(f膩)宸ュ叿 Vivado锛屼究浜庣敤鎴堕€�(j矛n)琛岃ō(sh猫)瑷�(j矛)杓稿叆銆佷豢鐪�銆佺稖鍚堝拰甯冨眬甯冪窔绛夋祦绋�銆傞€氶亷鍏跺挤(qi谩ng)澶х殑鎬ц兘锛屽彲浠ユ豢瓒冲緸淇¤櫉(h脿o)铏曠悊鍒扮恫(w菐ng)绲�(lu貌)浜ゆ彌鐨勫悇绋渶姹�銆�

鎳�(y墨ng)鐢�

瑭� FPGA 甯歌鎳�(y墨ng)鐢ㄤ簬鐒＄窔鍩虹(ch菙)瑷�(sh猫)鏂戒腑鐨勫熀甯惰檿鐞嗗柈鍏冦€佹湁绶氶€氫俊瑷�(sh猫)鍌欎腑鐨勬暩(sh霉)鎿�(j霉)鍖呰檿鐞�銆侀啱(y墨)鐧傛垚鍍忕郴绲�(t菕ng)鐨勫(sh铆)鏅�(sh铆)鍦栧儚鍒嗘瀽銆佸伐妤�(y猫)鑷嫊(d貌ng)鍖栨帶鍒跺钩鑷�(t谩i)涓殑閬�(y霉n)鍕�(d貌ng)鎺у埗妯″锛屼互鍙婇珮鎬ц兘瑷�(j矛)绠楅牁(l菒ng)鍩熺殑鍗�(xi茅)铏曠悊鍣ㄨ鑹�銆傚悓鏅�(sh铆)锛屽畠涔熷彲浠ヤ綔鐐哄師鍨嬮(y脿n)璀夊钩鑷�(t谩i)锛屽公鍔� ASIC 闁嬬櫦(f膩)浜哄摗蹇€熻凯浠ｈō(sh猫)瑷�(j矛)銆�